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Abstract
During the last decades the research and implementation of integrated circuits
in W-band (frequencies from 75GHz to 111GHz) or frequencies beyond were
mainly dominated by GaAs technologies due to their high-performance devices.
However, the low-cost requirement of commercial consumer products limits the
application of GaAs technologies. Recently, the advents of 200 GHz fT SiGe:C
technologies pave the way for realizing the millimeter-wave circuits with their
lower cost and excellent performance. This work is focused on the design and
implementation of circuits in IHP's low-cost SiGe:C technology at W-band and
frequencies beyond.
Dierent types of high-speed frequency dividers as benchmarking circuits are
designed and measured to show the speed and power performance of the SiGe
technology in this work. Furthermore, this work includes the design and im-
plementation of 77 GHz/79 GHz automotive radar front-end circuits. The
results are compared with the state-of-the-art to demonstrate the performance
of the circuit and technology. The aim is to show the design techniques and
the possibility of adopting IHP's low-cost SiGe:C technology to realize high-
performance circuits for high-speed applications such as future automotive
radar system.
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Chapter 1
Introduction
During the past years, most of the reported millimeter-wave (mmW) circuits
were realized by using GaAs technologies for their excellent device performance
[1], [2], [3], and [4], etc. However, the high production cost, especially for mass
production, limits their application in consumer products such as 77 GHz
automotive radar and 60 GHz Wireless Local Area Network (WLAN).
Recently, silicon-based technologies have made signicant progress. The use
of single-poly silicon self-aligned transistor and the improvement in the doping
prole strongly increase the speed of heterojunction bipolar transistor (HBT).
Additionally, the possibility of being integrated with silicon complementary-
metal-oxide-semiconductor (CMOS) allows digital and analog circuits on the
same chip to realize the system-on-chip (SoC) or single transceiver solutions.
These advantages of the advanced silicon germanium (SiGe) BiCMOS technol-
ogy motivate us to apply the SiGe BiCMOS technology as an alternative to
III-V semiconductor for high-speed system applications. The major work in
this thesis comprises: analysis of existing structures, proposal of an improved
micromixer structure, design and implementation of high-speed circuits and
25
Chapter 1. Introduction
front-end circuits, focusing on automotive radar applications and using the
low-cost SiGe:C BiCMOS technology of IHP Microelectronics GmbH.
1.1 Objective of the Work
The aim of this work is to present the high performance of integrated building
blocks at microwave frequencies using the low-cost SiGe:C bipolar technology,
including high-speed static and dynamic frequency dividers, low noise ampli-
ers (LNAs), down-conversion micromixer at 77 GHz/79 GHz frequency range
and beyond.
First, the target and specication are well dened for each design based on
IHP's technology. Second, the circuit topology and structure are analyzed
during the design procedures. Not only the active transistors, but also passive
elements such as resistors, capacitors, transmission lines and varactors are
considered. Finally, each block is optimized to achieve the specication and a
trade-o is always taken into account for conicting circuit characteristics.
1.2 Thesis Organization
This thesis is organized as follows:
In Chapter 2, I rstly introduce the advanced IHP's SiGe:C technology based
on. The process concept, basics of the fabrication process are described. The
small and large signal models of the HBT transistors are also discussed.
Then I explain the necessity of automotive radar system for future car and
analyze the system structures for automotive radar application in Chapter 3. A
receiver structure consisting of an LNA and down-conversion mixer is adopted.
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This single-ended LNA and down-conversion micromixer are realized for the
rst time at 77 GHz/79 GHz in SiGe technology.
Chapter 4 describes the design and realization of passive devices which will be
used in the succeeding circuits. Simulation and measurement results of passive
elements are shown.
In Chapter 5, the design and implementation of the high-speed frequency di-
viders are explained in detail. The measurement results and the comparisons
to the state-of-the-art for each type of frequency dividers show the good per-
formance of the circuit and technology.
Based on the structure analyzed in Chapter 3, Chapter 6 describes the design
and implementation of the 77 GHz/79 GHz LNA. The measurement results
and the comparison to the state-of-the-art are shown. Additionally, a 0.7 GHz
- 1.4 GHz LNA for multiband application is designed and implemented.
In Chapter 6, the design and implementation of the 77 GHz/79 GHz down-
conversion micromixer in proposed structure are explained in detail. The mea-
surement results are compared with the state-of-the-art.
Finally in Chapter 8, I present the implementation and measurement per-
formance of 79 GHz receiver system, then summarize the work and give an
outlook for future designs at mmW frequency range.
1.3 Original Contributions
The following original contributions are made in this thesis:
 A new micromixer structure, which was rst proposed by the author of
this thesis in [5], is presented in Chapter 7. The analysis and simulation
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results [5] prove that the proposed structure shows improved performance
in terms of gain and noise gure. Using this new structure, I designed
and implemented a down-conversion micromixer at 77 GHz/79 GHz, and
successfully measured it. This micromixer circuit achieves the highest
operating frequency in the reported micromixers in SiGe technology at
the time of the publication [5]. The mixer shows 60% better linearity
and consumes 41% less power compared with the common Gilbert mixer
in measurement. The paper [5] was awarded as the Best Student Paper
in IEEE MTT-S International Microwave Symposium (IMS) 2006.
 A 77 GHz/79 GHz cascode LNA in single-ended mode is reported by the
author of this thesis in [6]. This is the rst cascode LNA at 77 GHz/79 GHz
in single-ended mode in SiGe technology at the time of the publication
[6]. The design and implementation are elaborated in Chapter 6.
 The 79 GHz single-ended automotive radar receiver in SiGe technology is
rst reported by the author of this thesis in [7]. The receiver includes the
aforementioned single-ended cascode LNA, down-conversion micromixer,
and VCO.
 In Chapter 5, I present the design and implementation of a static fre-
quency divider which shows the highest speed-to-power ratio among the
state-of-the-art in similar high-speed SiGe technologies. This work is
published by the author of this thesis in [8], which was awarded as the
Best Student Paper in IEEE MTT-S Silicon Monolithic Integrated Cir-
cuits in RF Systems (SiRF) 2006.
 I present the design and implementation of a digital dynamic frequency
divider in SiGe technology, which demonstrates the highest operating
28
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frequency among digital dynamic frequency dividers in SiGe technology
so far.
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Silicon Germanium Carbon
BiCMOS Technology
The whole work is based on the SiGe:C BiMOS technology of IHP, the technol-
ogy was updated during the Ph.D work. Therefore the chips were fabricated in
the dierent stages of the technology. In this chapter, I describe the technology
and the important issues which are considered during the design procedures.
Firsly, section 2.1 describes the SiGe:C BiCMOS technology and the process
of this advanced technology. Then, the transistor models are introduced in
section 2.1.1. Finally, section 2.2 introduces the passive devices provided by
the SiGe:C BiCMOS technology.
2.1 Single-poly Silicon Self-aligned Transistor
SG25H1 is an improved version of SGC25C which is IHP's rst BiCMOS pro-
cess, and oers bipolar transistors with 180 GHz cut-o frequency [9]. The
active devices of the two technologies are same, the only dierence is the
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added thick metal ve in the new SG25H1 technology. The HBT has a single-
poly silicon construction and an implanted extrinsic base layer (Fig. 2.1). This
layer is formed on isolator regions during the non-selective epi-process applied
to grow the intrinsic SiGe:C base layer and a Si cap. The implantation step for
doping the extrinsic base layer is carried out self-aligned to the outer edge of
the poly silicon emitter, but not self-aligned to the emitter window. The high
fT is primarily due to a novel collector design, which substantially reduces
base-collector charging and transit time. The key new SGC25C device fea-
tures are the formation of the whole HBT structure in one active area without
shallow trench isolation (STI) stripe between emitter and collector contacts,
the complete lateral enclosure of the highly doped collector wells in the STI
sidewalls, and the self-alignment of the collector contact region to the base
poly-silicon edge (Fig. 2.1). This achieves lower collector resistances than the
emitter resistance.
In addition, the new design reduces device dimensions and parasitic capaci-
tance. The reduced collector area results in a 50% reduction in the collector-
substrate capacitance compared to the HBTs of the previous BiCMOS gen-
eration (SGC25B). Furthermore, since the collector well fabrication is imple-
 
Figure 2.1: Cross section of SiGe:C HBT in SGC25C technology.
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mented after the critical thermal treatments, this device design produces ex-
tremely steep collector doping proles and achieves better control of the width
of the base-collector space charge regions. Finally, the absence of deep trench
isolation (DTI) improves the heat dissipation and reduces the thermal resis-
tance. The base-collector as well as the emitter-base depletion widths are also
optimized by adjusting the buer and cap thicknesses of the epitaxial layer
stack in order to maximize fT . Fig. 2.2 compares the fT vs. IC curves of
SGC25B and SGC25C HBTs.
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Figure 2.2: Transit frequency vs. collector current for SGC25C HBTs.
In the epitaxial grown base layer, the Germanium (Ge) content is linearly
graded in the base up to a maximum value of 20% (Fig. 2.3). This enables
band gap engineering and the fabrication of HBTs in silicon-based materi-
als. Additionally, a boron (B in Fig. 2.3) peak is surrounded by carbon (C in
Fig. 2.3) to suppress undesirable boron diusion in the further steps of fabrica-
tion process. Table 2.1 summarizes the parameters of the bipolar transistor of
SG25H1 technology. The bipolar devices with transit and maximum oscillation
frequencies (fT/fmax) up to 180/200 GHz enable high-speed application areas.
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Because CMOS is not included in this work, so the description is omitted here.
Figure 2.3: Doping prole.
Parameter Value Unit Remark
Emitter area 0:21 0:84 m2 Drawn dimension
Current gain 300 @VBE = 0:7V
Peak fT 180 GHz @VCE = 1:5V
Peak fmax 200 GHz @VCE = 1:5V
BVCEO 1.9 V
BVCBO 4.5 V
V a >40 V
Table 2.1: SG25H1 transistor parameters
2.1.1 Vertical Bipolar Inter-Company (VBIC) Model
The design of radio-frequency integrated circuits requires accurate and com-
pact models of the bipolar transistors. A large variety of bipolar transistor
models have been developed so far. Starting from the original compact Ebers-
Moll model which describes the fundamental DC behavior of the transistor us-
ing four parameters: the ideal forward and reverse common-base current gain
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Figure 2.4: A simple equivalent circuit model for bipolar transistors.
(F and R) and the saturation current of the base-emitter and the base-collector
diode (IBES and IBCS ). However many eects like the Early and Kirk eect
as well as conductivity modulation are not covered. Another compact model
that is more appropriate for the description of the bipolar transistor is the
Gummel-Poon model [11]. This model is based on the integral charge control
concept by introducing the normalized majority base charge qb. So, many of
the eects not contained in the basic Ebers-Moll model are incorporated in
an integral, physical way. The Gummel-Poon model has been implemented
in a slightly modied version into the circuit simulation tool SPICE [12], and
this SPICE-Gummel-Poon (SGP) model has become a standard for modeling
of bipolar transistors (Fig. 2.4). A comprehensive presentation of modeling
high-frequency bipolar transistors can be found in [13]:
IC = IS(1 +
VCE
VAF
)  exp(VBE
VT
) (2.1)
IB =
IS
F
 exp(VBE
VT
) (2.2)
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F =
F
1 + F
; (2.3)
where IS is the transfer saturation current, VT denotes the thermal voltage,
VAF is the Early voltage, and F is the common-emitter forward current gain
which relates to the already mentioned common-base forward current gain F
via equation (2.3). The above equations characterize the large signal behavior
of a bipolar transistor neglecting series resistance.
When the signal levels of the circuits are very small compared to the bias
currents and voltages, then the small signal model (shown in Fig. 2.5) can
be used to analyze the circuits. gm, gpi, and go are the input conductance,
the transconductance, and the output conductance, respectively. They can be
derived as the following:
gm = (
@IC
@VBE
)VCE =
IC
VT
(2.4)
gpi = (
@IB
@VBE
)VCE =
IB
VT
(2.5)
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go = (
@IB
@VCE
)VBE =
IC
VCE + VAF
(2.6)
The input resistance rpi = 1=gpi and output resistance ro = 1=go. The small
signal current gain 0 for short-circuit can be calculated as:
0 = (
@IC
@IB
)VCE (2.7)
The high-frequency behavior of the transistor can be modeled by two capacitors
Cpi and Cmu. Each capacitance includes the diusion and depletion parts. In
forward operation (VBC < 0; and VBE  VT ), the diusion charge of BC diode
can be neglected, so:
Cmu = Cjc; (2.8)
Cpi = Cje + F  gm; (2.9)
where Cje and Cjc denote the depletion capacitance of BC and BE diodes, re-
spectively. F is the forward transit time, and Fgm is the diusion capacitance
of the BE diode.
The frequency range of a transistor is usually dened by the frequency where
the magnitude of current gain drops to unity
(f) =
0
1 + jf=f
! fT  0  f; (2.10)
where f denotes the 3 dB cuto frequency of , and fT denotes the cuto
frequency of the transistor. fT is related to the bias conditions, for a low
collector current IC , fT can be calculated as [13]:
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fT  gm
2  (Cje + Cjc) (2.11)
For a large IC , fT turns to be [13]:
fT  gm
2  [F + (ree0 + rcc0)  Cjc] (2.12)
At high collector currents, F increases with IC which results in a decrease
of fT . So there is an optimal collector current leading to a maximum cuto
frequency (Fig. 2.2).
Another important parameter of transistor is the maximum oscillation fre-
quency fmax, which is dened as the frequency where the unilateral power
gain of the transistor becomes unity [10]. It can be calculated as [13]:
fmax 
s
fT
8  (rbb0 + ree0 + 1=gm)  Cjc (2.13)
The SPICE-Gummel-Poon model also incorporates bias-dependent resistances
for base and collector contact, an emitter resistance as well as diusion and
depletion capacitance. Further eects like carrier recombination in the space
charge region and collector substrate coupling are considered, see [13].
The VBIC model developed recently is likely to replace the SGP model as
the industry standard for SPICE circuit simulation of bipolar transistor-based
integrated circuits. This model physically can be modeled as an npn and a
pnp transistor connected between b, e, c, and substrate node, as shown in
Fig. 2.6 (a). The model can also be electrically illustrated in Fig. 2.6 (b). The
VBIC model is based on the SGP model, thus it can be degenerated into SGP
model. Compared to SGP model, however, VBIC model includes more eects,
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Figure 2.6: (a) Physical VBIC model, (b) Electrical VBIC model.
such as parasitic PNP, improved temperature modeling, and self-heating, etc.
Therefore, it is an industry standard replacement for SGP model.
2.1.2 Comparison Between SGPModel and VBIC Model
The SGP model is a three-terminal model (i.e., emitter, base, and collector
terminals) and consists of three current sources Icc, Ibc, and Ibe, two capacitance
associated with the charges stored between base and collector terminals, and
between base and emitter terminals, respectively, and four series resistances,
two associated with the base region and the other each associated with the
base and collector regions. The basic of all variants of the SGP model is the
integral charge control model for the dc current passing through the emitter
and collector terminals [11].
Fig. 2.7 shows the equivalent circuit of the new VBIC model. Unlike the
conventional SGP model, which has three terminals, the VBIC model is a four-
terminal model comprising the base, emitter, collector, and substrate denoted
by the letters b, e, c, and s respectively. The other nodes in the VBIC are
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the extrinsic base bx, parasitic base bp, intrinsic base bi, intrinsic emitter ei,
intrinsic collector ci, and extrinsic collector cx. Additionally, a thermal network
and excess phase network are shown in Fig. 2.8 (a) and (b) respectively. The
VBIC model includes several features that make it distinct from the SGP
model. For example, the eect of parasitic substrate PNP transistor is included
by a simplied SGP model (represented in Fig. 2.7 by the SGP equivalent
circuit connected to the substrate terminal with components marked by a
dashed block). Another feature included is that the quasi-saturation behavior
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is modeled with the elements RCI , Qbcx, and a modied Qbc [13]. Self-heating
and excess-phase eects have also been accounted for in the VBIC model as
separate options as shown in Fig. 2.8 (a) and (b) [14].
We can summarize the following major improvement of VBIC model over SGP
model:
 Correct early eect model based on the junction charges without making
simplication
 Modied Kull model for quasi-saturation valid into high-injection at the
collector
 Parasitic substrate transistor
 Weak avalanche current is included for base-collector junction
 Self-heating model is dened as hooked in code by sub-circuit
 First-order model of distributed-base for AC and DC emitter crowding
 Improved single-piecewise junction capacitance model is added as option
 Improved complete static temperature mapping
 Inclusion of overlap capacitance
 Improved high-level diusion capacitance modeling
 Second-order excess phase network consistent with AC!transient
 High-order continuity in equations
The incompatibilities exist between VBIC and SGP model: Early eect mod-
eling and IRB emitter crowding model. In sum, VBIC model is designed to be
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similar to SGP model, but overcomes its major deciencies. VBIC model is a
public domain replacement for SGP model.
2.2 Passive Devices
IHP's SG25H1 technology provides ve aluminum (Al) metal layers. The thick-
ness of top metal ve and metal four are 3 m and 2 m respectively. Be-
tween metal two and metal three, the metal-insulator-metal (MIM) capacitor is
formed, the capacitance per unit area is 1 fF=m2. The maximum capacitance
of a unit capacitor achievable on chip is 4.9 pF . The expected capacitance can
be freely dened by changing the area of the two plates of the capacitor or
connecting capacitors in parallel or in series.
There are four types of resistors available in the SG25H1 technology. Table 2.2
summarizes the characteristics of the resistors.
Components Type Sheet resistance (
=)
Rhbt high ohmic unsal. poly silicon 1.6K
Rppd medium ohmic unsal. p-doped poly silicon 210
Rpnd medium ohmic unsal. n-doped poly silicon 280
Rsil low ohmic sal. n-doped poly silicon 6.9
Table 2.2: Resistor types and values available in SG25H1 technology
Name Value (fF=m2) Quality factor VGateWell(V)
MCVAR_m25 2.7 132 -2.5
MCVAR_0 6.3 49 0
MCVAR_25 8.9 29 2.5
Table 2.3: Available MOS varactor models of the foundry library
The available nMOS varactor models are also shown in Table 2.3.
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The passive devices such as transmission lines, inductors and transformers
based on this metalization information aforementioned will be designed and
discussed in Chapter 4 in detail.
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Chapter 3
Structure of Automotive Radar
Receiver
In this chapter, the necessity of the automotive radar system for future car is
introduced, and the structures of receiver front-end are discussed. The advan-
tages and disadvantages of several structures are analyzed by comparing the
simulation results. Then the optimal structure is employed in this work. The
design and implementation of the components corresponding to this structure
will be elaborated from Chapter 5 to Chapter 8.
3.1 Introduction
To increase the safety of future car and avoid unnecessary collision such as tail-
gating caused by inattentiveness or unaided braking, the radar system is a very
promising solution to improve the safety standard. Radar holds promise in a
variety of automotive applications, from collision-warning systems, robotically
controlled vehicles to speeding down a highway in convoys with the vehicles
separated by inches. Although the latter application is at least a decade or
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two away, radar is already used for adaptive-cruise control in luxury passenger
vehicles, and prototypes are providing collision-avoidance assistance in heavy
equipment.
The European Conference of Postal and Telecommunications Administrations
(CEPT) represents 43 European regulators. CEPT, through European Ra-
diocommunications Committee (ERC) Decision (92)02 [17], decided that the
77-81 GHz band should be designated to vehicular radar systems on a non-
exclusive basis. Therefore it is desirable to oer every car in future to lower
the number of accidents with lower cost.
Compared with the expensive GaAs technology, SiGe BiCMOS is a low-cost
technology and allows fully integrated systems, making it perfectly suited for
mass-market applications such as automotive radar systems. However, the
capability of SiGe technology in the frequency range of 77 GHz to 81 GHz has
so far not yet been established and is still in research. This work deals with
the design of key blocks for automotive radar applications operating around
77 GHz/79 GHz in SiGe BiCMOS technology.
Fig. 3.1 shows the radar functions furnished to a car. The radar systems
consist of two types: short range radar (SRR) and long range radar (LRR).
The SRR detects 0.1 m to 20 m range. 24 GHz is the most used frequency
but 77 GHz is also considered. The sensors could cover a lot of applications
such as parking and back-up aid, but also stop and go function and side
object detection, blind spot detection. The LRR detects the moving objects
mainly in the range of 1 m to 200 m in front of the car, the speed is above
30 km/h and the angular coverage is around += 5 respectively. Therefore it
is also called Autonomous Cruise Control (ACC) radars. The frequency range
is mainly from 77 GHz to 81 GHz.
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During the last years, great progress has been demonstrated in GaAs technolo-
gies [1], [2], [3], [4], and [18], etc. However, due to their high cost, the mass
market of commercial radar products is still pending. The major cost contribu-
tors are the RF-front-end, MMIC, antenna system, and chip-packaging. Since
the cost of the rst two contributors will be reduced by the production volume,
and chip-packaging is dependent upon the system architecture. Therefore, the
system structure plays an important role in reducing the cost. So the structure
of 77 GHz/79 GHz SiGe ACC receiver system will be analyzed and discussed
in this chapter.
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Figure 3.1: Radar system functions to improve safety of future car.
3.2 Structure Analysis
The three dierent receiver front-end structures of the radar system are de-
picted in Fig. 3.2. The LO signal and the received signal are in 77 GHz
range, the modulated output intermediate frequency (IF) is between 50 MHz
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and 1 GHz. These structures are based on the commercially available GaAs
MMIC.
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Figure 3.2: Three structures of the radar receiver front-end.
For structure (a), a balanced Schottky diode down-conversion mixer1 is adopted.
The achievable noise gure (NF) and conversion loss are around 18 dB and
8 dB respectively. This structure features low NF especially at very low IF
frequencies, and is the simplest structure of the receiver unit. Thus the pack-
aging is easier since only one bare mixer die is connected to the antenna, and
the IF amplier can be connected easily. While in structure (b) and (c), the
one-stage and two-stage RF LNA are added for comparison. The RF LNA2
1UMS CHM2179
2UMS CHA 1077
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shows 15 dB gain and 4.5 dB NF. Then by calculating the gain and NF of the
whole receiver link using Friis' formula, we get a comparison listed in Table 3.1.
Structure Gain (dB) Noise Figure (dB)
(a) -8 18
(b) 7 8.5
(c) 22 7
Table 3.1: Summary of system data from dierent front-end structures
From the analysis above, we could nd that the additional LNA in struc-
ture (b), compared with structure (a), improves the NF due to the dominance
of LNA's NF in the whole link. Furthermore, additional LNA in structure (c)
compared with structure (b) decreases the NF and increases the gain further.
Therefore, structure (c) consisting of an LNA and mixer is selected for the
77 GHz front-end in my work due to the advantages of low NF and high gain.
In the following chapters, the design of passive devices, the key building blocks
such as frequency dividers, LNA, and down-conversion mixer will be presented
in IHP's SiGe:C BiCMOS technology.
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Design of Passive Devices
The passive devices play very critical roles in the analog and RF circuit design,
and the discrepancies between circuit simulation and measurement are often
caused by them due to their inaccurate modeling, especially in the mmW
frequency range. Additionally, parasitic eects are also not negligible in the
circuit design of mmW range. In this chapter, I will focus on the design of
passive device design for mmW circuits.
Firstly I will present the study and optimization for important devices such
as transmission lines, inductors, and transformers. By using electromagnetic
(EM) simulation tool  ADS Momentum, I will show the comparison between
the measured and simulated data. These devices will be applied in the design
of frequency divider, LNA, and mixer.
4.1 Brief Overview of SG25 Series Technology
The SG25H1 technology is a high performance SiGe:C technology developed
by IHP Microelectronics GmbH in Germany. Besides the ability of combining
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the high performance HBT and CMOS devices into one technology, this tech-
nology provides two thick top metal (TM) layers, i.e. metal ve and metal
four. SG25C is SG25H1's previous version and provided one thick metal layer,
i.e. metal four. The metalization stack of IHP's 0:25m SG25H1 technol-
ogy is shown in Fig. 4.1. There are totally ve aluminum (Al) metal layers
provided by this technology. The thickness of metal ve layer and metal four
layer is 3m and 2m respectively, while the other three thin metal layers
have 0:73m or 0:58m thickness. The dielectric constant between the lay-
ers is 4.1. Between metal two and metal three, the MIM capacitor is formed,
the capacitance per unit area is 1fF=m2 and the maximum single capaci-
tor achievable on chip is 4.9 pF . Any expected capacitance can be exibly
obtained by dening the capacitor area and connecting in series or in parallel.
M4
M3
M2
M1
4.1M5
Passivation layer
MIM capacitor
1.64 um
0.58 um
0.73 um
0.73 um 4.16 um
2 um
3 um
3 um
1.9 um
=4.1k
350 um
D
Si Substrate
=11.9,   =50 OhmcmpkD
Figure 4.1: Cross-section of SG25H1 with thick metal ve.
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4.2 On-chip Transmission Line Design
When the operating frequency goes high up to tens of GHz, the length of
the interconnection lines like the transmission line is comparable with the
wavelength , the eects of transmission line become an essential part in the
RF circuit design.
The basic intention of using transmission line is to transmit the signals between
separate stages with impedance match or transformation. The transmission
line should have characteristic impedance Z0, acceptable loss A0, and capaci-
tance per unit length C0. The characteristic impedance of a lossy transmission
line can be expressed as:
Z0 =
s
R0 + j!L0
G0 + j!C0
; (4.1)
where R0, L0, and G0 dene the resistance, inductance, and conductance per
unit length, respectively, so Z0 is frequency dependent. If R0 and G0 are
close to zero for ideally lossless conduction, or R0  !L0 and G0  !C0, or
R=L = G=C, then we get an approximation of Z0:
Z0 
r
L0
C0
(4.2)
The performance of signal transmitted on this transmission line can be ex-
pressed by the complex propagation constant:
 =
p
(R0 + j!L0)  (G0 + j!C0) = + j; (4.3)
where  is called the attenuation constant, and A0 is is related to it by A0 =
20  log10(e ), and  is the phase constant. Obviously, A0 is a compositive
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value related to the metal conductivity, dielectrics, and the Si substrate, thus
the analysis is dependent on a full EM consideration in the design process.
Another parameter when we discuss the passive devices is the quality factor
Q, which is dened as [19]:
Q = 2  Estore
Ediss
; (4.4)
where Estore and Ediss are the energy stored and energy dissipated per cycle,
respectively. The higher the Q, the lower the loss dissipated by the device.
Q is mostly related to the material properties of the technology, the semi-
conductor substrate and metal layers playing the most important roles in the
performance.
4.2.1 Loss Mechanisms
The loss of the transmission line can be classied into DC/low-frequency and
AC/high-frequency two types. The ohmic resistance of the metal line con-
tributes loss for the whole frequency range. While at high frequencies, the
time-varying EM eld radiates to the materials surrounding it, this results in
losses for ac signals. The energy can also be coupled to the conductive Si
substrate as eddy current and displacement current. At increasingly higher
frequencies, even without the substrate, the current distribution in the metal
layers changes due to the eddy current in the metal, this is known as skin and
proximity eects, and current crowding. Alternating currents take the path
of smallest impedance and accumulate at the outer skin of the conductors be-
cause the magnetic elds penetrate the conductor and generate electric elds
within the conductors. With the increasing frequencies, more energy is con-
verted into heat due to the increased current density and decreased eective
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cross section area. This skin eect is in proportion related to frequency by
p
f . The strength of the skin eect is displayed by skin depth  in equation
(4.5):
 =
r
2
!
; (4.5)
where ! is the angular frequency,  represents the permeability and  denotes
the conductivity of the material. The skin depth in aluminum at 77 GHz is
0.33 m.
The design of the passive device needs much eort to reduce the loss of the
device and improve the Q value for expected inductance or capacitance. The
composite eects can be analyzed in an advanced tool to provide accurate
models for the high frequency integrated circuits. In the following sections,
the most often used passive devices are analyzed and designed by using ADS
2.5-D EM simulator  Momentum, the simulation and measured results are
compared. These are the preparation work for the integrated circuits in the
succeeding chapters.
4.2.2 Microstrip Line and Metal Line Design
The Microstrip Line is constructed by the top metal layer (metal four of previ-
ous SGC25C and metal ve of current SG25H1 technology) and bottom layer
(metal one) as depicted in Fig. 4.2 (a). This minimizes the capacitance be-
tween metal layers compared with using metal two or other metal layers as
the bottom layer as ground. Therefore it is possible to use wide metal trace
as the conductor to minimize the ohmic loss for a targeted Z0. The bottom
metal layer as ground shields the electrical eld from penetrating to the lossy
substrate, therefore the loss of the transmission line consists of the conduc-
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tor loss from the top metal and the eddy current resulted from the magnetic
eld coupling. While the structure of Metal Line is shown in Fig. 4.3 (a), the
metal one shielding is omitted, therefore the electric-magnetic eld penetrates
further into the substrate and the additional dielectric loss in introduced.
4.2.2.1 Modeling
The lumped models of a Microstrip Line and Metal Line are shown in Fig. 4.2 (b)
and Fig. 4.3 (b) respectively. The DC component Rs can be estimated by the
sheet resistance of metal layer transmitting signal for low frequency operation.
Ls represents the series inductance of the structure and can be calculated by
using the formula from Greenhouse [20]. Cox is the capacitance in the dielec-
tric layer of SiO2, Csub and Rsub represent the capacitance and resistance into
the substrate, respectively. Csub and Rsub are also important parameters in
achieving good agreement with the measured data at high frequencies. In the
mean time, due to the nonuniform current ow resulted from skin eect and
magnetic elds in the top metal layer at high frequencies, Rs is modeled as a
frequency dependent parameter in equation (4.6) to improve the accuracy:
Rs = R0  (1 +K1  fK2); (4.6)
where R0 is the DC resistance, f is the operating frequency in GHz, K1 and
K2 are constants [21].
4.2.2.2 Optimization and Experiments
The inductance and Q factor are analyzed for Microstrip Line and Metal Line
in ADS simulation. One end of top metal line is connected to 50 
 port, the
other end is connected to ground in S-parameter simulation, since this is the
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Figure 4.2: (a) Cross section of Microstrip Line. (b) Equivalent model of
Microstrip Line.
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Figure 4.3: (a)Cross section of Metal Line. (b) Equivalent model of Metal
Line.
common case applied in the amplier circuits. The impedance of one port
network is calculated by:
Z11 = Z0  1 + S11
1  S11 ; (4.7)
and then the inductance is
L =
Im(Z11)
!
: (4.8)
Q factor is calculated by
Q =
Im(Z11)
Re(Z11)
: (4.9)
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Fig. 4.4 shows the EM simulation results of the Q factor and inductance for
Microstrip Line and Metal Line [22]. We nd that the inductance of Microstrip
Line is relatively at from 40 GHz to 80 GHz, and the values of Q factor
between 60 GHz and 80 GHz for Metal Line and Microstrip Line are very close
to each other.
In Fig. 4.5 and Fig. 4.6, the S-parameter simulation from 1 GHz to 110 GHz
are illustrated for Microstrip Line and Metal Line in EM simulation and in
lumped model simulation respectively [22]. From comparison we observe the
expected relatively ideal reactive performance of Microstrip Line, and the ob-
vious extra substrate loss suered in Metal Line. Good agreements between
EM simulation and lumped model simulation for Microstrip Line and Metal
Line are achieved. In my circuit design at high frequencies, the Microstrip
Line is preferred because of its reactive transformation and higher accuracy
that are most expected.
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 (b)
Figure 4.4: EM Simulation of inductance and Q factor for 0.1 nH at 70 GHz
for: (a) Microstrip Line, (b) Metal Line.
The ADS EM simulation tool is adopted in the passive device simulation, mod-
eling, and optimization. The structures in Fig. 4.7 are adopted to deembed the
pad and interconnect parasitics. In the on-wafer S-parameter measurement,
imperfections from the cables, probes, and connectors are negated by using
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the standard Short-Open-load-Through (SOLT) calibration procedure. The
measured and simulated S-parameter results for Microstrip Line are compared
in Fig. 4.8 [23]. We nd that the ADS 2.5-D EM simulation tool provides
very good t to the measured data from DC to 70 GHz, for the frequencies
higher than 70 GHz, the discrepancy increases. To overcome the discrepancy
between simulation and measurement, we should generate accurate models and
minimize the parasitic eects in layout.
1 to 110 GHz
EM
(a) (b)
1 to 110 GHz
EM
1 to 0 GHz 1 to 110 z
S11
S11
S21 S21
Figure 4.5: EM simulation for (a) Microstrip Line, (b) Metal Line.
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Lumped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S21 S21
Figure 4.6: Lumped model simulation for (a) Microstrip Line, (b) Metal Line.
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(a) (b) (c)
Figure 4.7: Die photos of: (a) Open test structure, (b) Short test structure,
(c) Microstrip Line structure.
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Figure 4.8: Simulation and measurement results of Microstrip Line ( using
metal four) 3 m width and 200 m length at DC-110 GHz: (a) dB(S21), (b)
Phase(S21).
A Microstrip Line with 3 m width 200 m length is manufactured, which
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uses metal four for signal transmission and metal one as the ground layer. The
measurement results are shown in Fig. 4.9.
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Figure 4.9: On-wafer S-parameter measurement of Microstrip Line (using
metal four) with 3 m width and 200 m length.
Further, a comparison is made for Microstrip Line using metal ve as the top
metal for signal transmission, the on-wafer transmission coecient S21 and its
phase are shown in Fig. 4.10 (a) and (b) respectively.
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Figure 4.10: Simulation and measurement results comparison for Microstrip
Line (using metal ve): (a) dB(S21), (b) phase( S21).
4.2.3 Coplanar Wave Guide
Coplanar wave guide (CPW), which is dierent from Microstrip Line in con-
guration, employs the top metal both for signal and ground, the structure is
shown in Fig. 4.11 (a). This structure connes the EM elds radiation to free
space. Z0 is dependent on the metal width W and space S between the signal
line and ground. We know that L0 decreases if the width W increases, and C0
decreases if the space S increases.
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Figure 4.11: (a) Cross section of CPW, (b) EM Simulation of inductance and
Q factor for around 0.1 nH at 70 GHz.
At higher frequencies, CPW structure with larger W and S induces more
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substrate loss, which dominates the total loss at high frequencies.
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Figure 4.12: On-wafer S-parameter measurement of CPW line (using
metal ve) with 23 m width and 54 m gap, 202 m length.
By analyzing the EM eld of the CPW line, we know that CPW has stronger
coupling eect to the lossy substrate especially at higher frequencies when the
W or S is large, this results in signicant losses. The EM simulation results
are shown in Fig. 4.11 (b). Further, the CPW occupies much larger area than
Microstrip Line because CPW needs large enough top metal as the ground
layer.
An on-wafer measurement of CPW line at 77 GHz with 70.7 
 characteristic
impedance and 45 electrical length is shown in Fig. 4.12. Because CPW line
suers higher loss at high frequencies compared to Microstrip Line and Metal
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Figure 4.13: Plan view of a square inductor.
Line, and it occupies much larger area, so it is not adopted in my design.
4.3 On-chip Planar Inductor Design
On-chip inductor is another alternative passive component which provides
larger inductance with compact area. However the on-chip inductor suers
from relatively low quality factor Q and limited maximum operating frequency.
Further, the proximity eects of the nearby conductors enhance the magnetic
eld near a given conductor, the ac resistance will increase further. In my cir-
cuit design at W-band frequency range, this type of inductor is not adopted,
but it is applied in an LNA design for variable band application around 1 GHz.
4.3.1 Design of Spiral Inductor
The most important parameters of the inductors like the trace width W, trace
spacing S, outer diameter D, hollow sizes H and turn number N (shown in
64
Chapter 4. Design of Passive Devices
Fig. 4.13) are analyzed in ADS Momentum in order to achieve the inductance
with a high Q in the desired frequency range. The study on the above param-
eters with EM simulator is performed and we draw the following conclusions
which are considered in the inductor design.:
 There is an optimal value W for maximum Q to achieve a targeted induc-
tance. The larger the W, the larger the area covered by inductor surface,
thus the larger the capacitance induced to the substrate. This results in
the increase of loss to the substrate and decreases the self-resonance fre-
quency. As W increases, maximum Q and the self-resonance frequency
decrease, and the peak of the Q factor shifts to lower frequency.
 Additionally, there exists an optimal H/W value for maximum Q. Be-
cause, rst, the inner turns of the inductor contribute less inductance due
to smaller area, but they include larger series resistance due to strong cen-
ter magnetic ux induced by eddy current at high frequencies. Therefore
a hollow structure is benecial. Second, the negative magnetic mutual
coupling between opposite sides of the traces should be minimized by
leaving an appropriate spacing.
 The trace distance spacing should be small to obtain tight magnetic
coupling, and this also reduces the chip area. There is an optimal spacing
to achieve maximum Q and self-resonance frequency.
4.3.2 Modeling
The cross section and equivalent circuit of a spiral inductor are shown in
Fig. 4.14. Cp is the fringing capacitance between adjacent metal turns and
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Figure 4.14: (a) Cross section of planar inductor. (b) Equivalent model of
planar inductor.
the overlap capacitance associate with the underpass. This parameter is omit-
ted for straight Microstrip Line and Metal Line models. The other parameters
have the same denition as Metal Line.
The inductance and Q factor of the spiral inductor can be derived from the
S-parameter:
L =
Im(y21)
2f  ((Im(y21)2 + (Re(y21)2)) (4.10)
Q =
Im(Z11)
Re(Z11)
(4.11)
4.3.3 Application
For W-band frequency circuits, the inductance needed in circuit is within 1 nH
range in general, therefore it is enough to use microstrip line to realize the
required small inductance. For a few GHz frequency range, the required in-
ductance is about 5 nH and beyond, in this case, it is convenient to adopt the
available on-chip inductor model with very high accuracy from foundry library.
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4.4 On-chip Varactors
4.4.1 Principle
Variable capacitors (varactors) are semiconductor devices that are widely used
in electronic circuits where a voltage controlled variable capacitance is required,
such as voltage controlled oscillators, lters, and phase shifters, etc. The
tunable network usually consists of varactors and inductors. The tuning range
is related to the tuning ratio of Cmax=Cmin of the varactor and Lmax=Lmin of
the inductor. Varactor is tuned by the control voltage and the inductance L
can be either xed or tuned by cutting the line with focused ion beam (FIB)
technique [24]. FIB technology is a widely used tool for microelectronics. A
FIB system using liquid metal ion sources is capable of forming very small
probes with high current densities. The ions strike the specimen to remove
materials through a physical sputtering process. A combination of a focused
ion beam and a reactive gas also causes various physical eects on the specimen.
Gas molecules above a specimen may be dissociated resulting in a local etching
or deposition of the specimen. Based on these phenomena, the FIB system has
been utilized in IC device modication, semiconductor process monitoring,
failure analysis, micromachining, etc. Tuning varactor can be understood as a
soft tuning while tuning inductor by using FIB can be understood as a hard
tuning.
The quality factor of the varactor is relatively higher than that of on-chip
inductor in optimum design, so on-chip inductor dominates the Q of the res-
onant circuit. The linearity of the tuning performance relies on the tunable
capacitance versus control voltage.
In standard BiCMOS process, there are two kinds of devices that can be used
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Figure 4.15: Junction varactor.
for varactors: junction varactors and MOS varactors.
 Junction varactors
The operation of this kind of varactor is based on the fact that a reverse bi-
ased PN junction acts as a variable capacitor and varying the junction voltage
changes the capacitance. Although any ordinary diodes can be used this way,
varactor diodes manufactured for this purpose can oer controlled and higher
levels of capacitance variation. If a forward bias is across the diode, the deple-
tion region decreases and the conduction takes place eventually. Therefore a
reverse bias voltage is always placed across the varactor to prevent conduction.
The cross section, Cj(V )  Vpn, and the equivalent model in reverse region are
shown in Fig. 4.15.
When the voltage across the varactor diode Vpn changes, the width of the
depletion layer varies. The larger the voltage, the wider the depletion layer, and
the smaller the junction capacitance across the diode. This can be described
as:
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Cj(V ) =
C0
[1  V

]
; (4.12)
where C0 is the zero bias capacitance,  is the built-in voltage which varies for
dierent foundries, i.e, 0:7V for silicon PN junctions, and  is a constant that
is 0:5 for abrupt junction and 0:33 for a gradual junction.
 MOS varactors
By connecting the drain and source of a MOS transistor together, and the bulk
to a xed voltage, we can realize a MOS capacitor with capacitance controlled
by the voltage VGS. Vth is the threshold voltage of the transistor. In general
application, VS is used as the tuning terminal to avoid the parasitic capacitors
on source/drain.
The cross section, capacitance tuning curve and equivalent model of an nMOS
varactor are shown in Fig. 4.16. If VGS = 0, the equivalent model consists of
the oxide capacitor Cox, p
+   implantation channel resistor and source/drain
capacitors between gate and source/drain. If a small VGS < Vth is added to
the terminals, the holes beneath the gate are pushed away from the surface
and a depletion region between source and drain is created. The total CGS
is equal to Cox and depletion capacitance Cdep in series connection. If we
increase VGS > Vth, then the mobile electrons build up the inversion channel.
Under large VGS, the conductive inversion layer with low resistance provides a
maximum CGS, i.e., equal to Cox.
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To avoid the transistor entering the hole accumulation region, we can apply
a lowest dc-voltage in the circuit (i.e., ground) to VB, then the source/drain
junction are always reverse biased and a monotonic tuning curve is achieved.
The deep n-well in Fig. 4.16 provides good isolation to the substrate noise.
Another type of nMOS varactor is based on a dierent structure from the
above type. The MOS transistor is placed in an n-well (Fig. 4.17), the terminal
connections are same as the above mentioned.
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Figure 4.17: Accumulation-mode MOS varactor.
When we apply a negative voltage VGS between gate and source/drain, the
electrons beneath the gate are pushed away from the surface and a depletion
region between source and drain is created. The total CGS is equal to Cox
and depletion capacitance Cdep in series connection. The depletion region
decreases if the VGS increases. When we increase VGS > 0, then with mobile
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Figure 4.18: (a) Varactor cross section; (b) Schematic model of varactor.
electrons accumulate gradually at the n-well surface forming the conductive
accumulation layer. Under large VGS, the conductive accumulation layer with
low resistance provides a maximum CGS, i.e., equal to Cox. Because there is no
p-doping in this structure, the transistor will not operate in the hole inversion
mode and a monotonic tuning curve is achieved.
For the two modes of nMOS varactors, the maximum capacitance is equal to
Cox = "ox!`=tox , where tox is the gate oxide thickness of the transistor.
The pMOS counterparts of the two modes of MOS varactors have the sim-
ilar principle of operation with the only dierence, that the holes compose
the inversion layer in inversion mode and accumulation layer in accumulation
mode.
4.4.2 Modeling
In the SG25H1 BiCMOS technology, nMOS varactor in accumulation mode is
provided. The cross section and schematic model of the varactor are shown in
Fig. 4.18 (a) and (b) respectively.
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Figure 4.19: Q factor and capacitance versus tuning voltage.
The tuning ratio Cmax=Cmin of the varactor is around to 3 in IHP's foundry
models. The measurement and simulation of varactor's capacitance and Q
factor versus tuning voltage at 2 GHz are shown in Fig. 4.19.
4.5 Summary
This chapter presents the study and optimization of important on-chip mi-
crostrip lines, metal lines, CPW, inductors, and varactors, in 0:25m SiGe
BiSMOS technology, these passive devices are indispensable in the RF circuit
design. The application of dierent devices is dependent upon the analysis and
comparison of simulation results in ADS 2.5-D EM simulator  Momentum
in dierent specic frequency bands. The optimization results are based on
the given process conditions and restricted by them. In the circuit designs of
the following chapters, on-chip microstrip lines, inductors, and varactors are
widely used.
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High-speed Frequency Dividers
5.1 Introduction
Frequency divider is an important component widely used in the communica-
tion systems and measurement equipments. When sub-harmonic techniques
are not used in a system, frequency dividers will deal with the highest fre-
quency in the system. In this case, the transistors used by the frequency
divider should be optimally biased to reach the full speed but with very high
power consumption. While for dividers working at lower speed, the bias cur-
rent can be greatly reduced. With the growing commercial demand for high
data rate 60 GHz Wireless Local Area Network (WLAN) and automotive radar
in mmW range, high-speed and low-power frequency dividers are very urgently
needed. This is the major motivation of the work in this chapter.
In the following sections, I will report my design and implementation of three
types of frequency dividers that are often used: static frequency divider, analog
dynamic frequency divider and digital dynamic frequency divider. Firstly, the
principle and structure of each type are analyzed. Then, the circuit design is
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presented. Finally, the measurement results are compared with the state-of-
the-art.
5.2 Static Frequency Divider
5.2.1 Principle
The basic cell of a static frequency divider is a D1-type ip-op (FF). The
D-type ip-op itself is constructed by two D latches, one acting as a master
and the other acting as a slave. With the inverted output Q connected back to
inputD, a T-type2 FF (T-FF) is realized. Fig. 5.1 illustrates the conguration.
The time domain transition diagram is shown in Fig. 5.2. The output of the
T-FF toggles at the falling edge of the input clock signal, so the frequency of
the output Qs is half of the input frequency Fin, therefore we have realized
a frequency divider with division ratio of 2. By simply cascading N stages of
divide-by-2 circuits, we could realize a division ratio of 2N (Fig. 5.3).
D Q m
C
Master
Fin
D Qs
C
Slave
QsQm Fin 2
Figure 5.1: Block diagram of the T-type ip-op.
1D stands for Delay
2T stands for Toggle
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Figure 5.2: Transition diagram of the T-type ip-op in time domain.
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Figure 5.3: Frequency divide-by-2N by series connection.
5.2.2 Circuit Design
5.2.2.1 Choice of Logic: Emitter Coupled Logic (ECL)
The most often used logic form is the dierential current steering logic (CSL)
family, such as source-coupled eld-eect transistor logic (SCFL) for GaAs
or CMOS, and emitter coupled logic (ECL) for bipolar transistor. If a logic
form has several gates stacked above each other, then it is called E2CL. The
advantage of ECL is that no transistor is working in saturation region and the
speed is high due to no injection of minorities into the collector. The structure
is in dierential mode and immune to common mode noise, thus the switching
errors are reduced.
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Figure 5.5: Schematic of ECL D-type latch.
5.2.2.2 Circuit of frequency divide-by-2
Fig. 5.4 depicts the block diagram of a static frequency divider, which con-
sists of a clock input stage, a master-slave D-Flip-Flop (D-FF) with negative
feedback, and an output buer. The circuit of D-latch and the whole D-FF
76
Chapter 5. High-speed Frequency Dividers
are shown in Fig. 5.5 and Fig. 5.6 respectively. We choose one stage emitter
follower (EF) between the D latch to speed up the transition of the switching
pair and to provide the voltage level shifting. 50 
 resistors are used to feed
the DC bias for the sampling pair and to match the 50 
 on-chip transmis-
sion line that connects to the probe at the input port. The FF employs a
typical ECL which is biased near the optimal current for fT by a current mir-
ror. The output buer consists of an EF pair and a dierential amplier with
50 
 load matching to the output. The circuit is designed with a dierential
structure, but can also be measured and used in single-ended mode. Because
there is a proportional relation between the power consumption and the circuit
parameters [31]:
P / C  Vpp  Vs  f; (5.1)
where C is the total capacitance of the critical node, Vpp is the voltage swing,
Vs is the power supply, and f is the operating frequency. Therefore, the power
consumption at the designated frequency can be reduced by optimizing these
parameters. Firstly, the sizes of the transistors in the critical path are op-
timized to reduce the load capacitance. Secondly, the voltage swing should
be large enough to switch the transistors, and the voltage supply is reduced
(in static frequency divider to be 3.5 V) to greatly reduce the total power
consumption.
In Phase Locked Loop (PLL), a frequency divider is often followed by an
edge triggered circuit such as Phase/Frequency Detector (PFD), which is a
threshold sensitive circuit. The noise from the logic devices will be summed
up in the overall edge jitter noise.
The signal from VCO feeding to the prescaler can be expressed as:
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Figure 5.6: Schematic of the core of static frequency divide-by-2.
S (t) = V (t)  cos [!0t+  (t)] ; (5.2)
where V (t) describes the amplitude variation as a function of time, (t) is the
phase variation and referred to as phase noise. For a high-quality oscillator,
the amplitude is very stable, and V (t) can be considered constant. Then a
carrier signal of amplitude V and frequency f0, which is frequency modulated
by a sine wave of frequency fm, can be expressed by:
S(t) = V  cos

!0t+
f
fm
 sin (!mt)

; (5.3)
where f is the peak frequency deviation and p= !0t+
f
fm
is the peak phase
deviation: From the equation (5.2) and (5.3), the instantaneous phase i(t) of
a carrier frequency modulated by a sine wave of frequency fm is
i (t) = !0t+
f
fm
 sin (!mt) (5.4)
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Instantaneous angular frequency is dened as the time derivative of the phase:
! =
di
dt
= !0 +
f
fm
 !m  cos (!mt) 6 !0 +! (5.5)
If this signal is fed into the frequency divider with division ratio N , the output
frequency !o is expressed as
!o =
!0
N
+
!
N
 cos (!0t) (5.6)
The output phase is:
o (t) =
!0t
N
+
f
N  fm  sin (!mt) (5.7)
The frequency divider reduces the frequency by N , the peak phase deviation
is also reduced by N . The ratio of the noise power to carrier power is:
V 2n
V 2
=
2p
4
(5.8)
Based on these analysis, the inuence on the phase noise of PLL is 20log (N) dBc=Hz
from the frequency divider. Therefore when a divider is used as a component
of PLL, we should also take the trade-o between noise inuence and speed
into consideration in the bias optimization of the circuit design. The dier-
ence between the optimal speed and optimal noise level varies between 10%
and 20% in simulation [32].
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Figure 5.7: Enlarged layout of static frequency divide-by-2.
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Figure 5.8: Chip photo of static frequency divide-by-2.
5.2.3 Layout
This static frequency divider is implemented in SGC25C technology and the
layout (shown in Fig. 5.7) is arranged to be symmetric to ensure the same
delay for the dierential signals. Additionally, the lines that feed the signals
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from the slave latch back to the master latch are kept as short as possible to
reduce the propagation delay and guarantee the high speed. The whole layout
is arranged as compact as possible. The core area is 0:2 0:25mm2. Fig. 5.8
shows the chip photo. The chip area is 1 1mm2 to meet the arrangement of
the probe tip conguration.
5.2.4 Measurement Results and Comparison
For input frequencies lower than 60 GHz, the signal generator ROHDE&SCHWARZ
SMR60 is used. For frequencies higher than 60 GHz, the signal generator
SMR40 generating continuous-wave signal up to 40 GHz is connected to a
multiplier by 4 which provides a single-ended high frequency sinusoidal input
signal. The measurement is performed on wafer with Cascade GS-150 probe,
the output can be drawn from one of dierential output ports.
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Figure 5.9: Measured input sensitivity characteristic of the static frequency
divide-by-2.
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Figure 5.10: Performance comparison to the state-of-the-art of static frequency
dividers with ratio 2 in SiGe technology.
With 3.5 V voltage supply, the divider core consumes 12 mA current and total
current including the output buer is 40 mA. The power of the single-ended
output is -17 dBm@71.5 GHz, and -7.7 dBm@60 GHz including the loss of the
cable and other connectors. Fig. 5.9 shows the minimum required power for
the input frequency of the static frequency divider. A division function from
18 GHz to 71.5 GHz has been observed. The ostensible loss in sensitivity below
18 GHz is caused by the low slew rate of the input signal and will disappear
for square pulses.
A 25 GHz self-oscillation at the output is observed. The maximum operating
frequency is 74 GHz in the simulation, so there is a good agreement between
the simulation and the measurement.
Compared with the so far reported SiGe static frequency dividers with ratio 2
in [25](Inneon), [26](IBM), [27](Inneon), [28](Inneon), and [29](IBM), with
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similar technologies, the speed-to-power ratio of static frequency divider in this
work [30] is much higher than the others, as shown in Fig. 5.10.
5.3 Dynamic Frequency Dividers  Analog Type
and Digital Type
5.3.1 Analog Dynamic Frequency Divider  Regenera-
tive
5.3.1.1 Principle
The principle of the regenerative dynamic frequency divider is illustrated in
Fig. 5.11. It is based on a Gilbert cell mixer with a feed-back topology. By
feeding the lower sideband output of an active double balanced mixer back to
its input, a regenerative frequency divide-by-2 is realized.
f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f in
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Mixer Lowpass Amplifier
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f in
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f in
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 in
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Figure 5.11: Block diagram of regenerative dynamic frequency divider.
5.3.1.2 Circuit Design
The schematic of the regenerative dynamic divider is shown in Fig. 5.12. Due
to the low-pass characteristics inherent to the mixer, low-pass lter is not
needed. Three stages of EFs' feed the signals into the mixer core and the
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output buer. The quad transistors of the mixer core are biased near the
optimal current for fT . The output buer following the divider consists of an
EF pair and a dierential amplier with 50 
 load matching to the output.
The circuit is designed in a dierential structure, but it also can be measured
and used in single-ended mode.
Gnd
Input
Vcc
Buffer
Figure 5.12: Schematic of regenerative dynamic frequency divider.
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OUT+ OUT-
Figure 5.13: Chip photo of the regenerative dynamic frequency divider.
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5.3.1.3 Layout
This regenerative dynamic frequency divider is realized in SGC25C technology
and Fig. 5.13 shows the chip photo. The RF input signal is single-ended and fed
to the lower side input port, and the dierential outputs can be measured from
the upper side output ports. The chip area is almost same as the static one,
and the divider core occupies only 0:25 0:2mm2. The dierential transistors
are arranged symmetrically, and the interconnection lines are made as short
as possible to reduce the propagation delay.
5.3.1.4 Measurement Results and Comparison
The measurement is performed on wafer with Cascade GS-150 probe, the out-
put can be drawn from one of dierential output ports by simply connecting
the other output port with DC blocker and 50 
 load. For the input frequen-
cies lower than 70 GHz, the measurement set-up is same as that for the static
frequency divider. For the input frequencies higher than 70 GHz, a multiplier
by 6 is connected to the SMR40 to provide the higher input frequencies. The
power of the single-ended output is -2 dBm@60 GHz, and -7.3 dBm@84 GHz
including the loss of the cable and other connectors. In simulation, the max-
imum operating frequency is up to 120 GHz. In the measurement, a 37 GHz
self oscillation frequency is observed. The maximum operating frequency is
measured up to 103.16 GHz as reported in [8], this value is higher than my
previous report in [30] in same technology. The measurement of the speed
higher than 100 GHz is mostly limited by the equipment. The measured input
sensitivity curve is shown in Fig. 5.14. The output spectrum after division is
shown in Fig. 5.15. This divider consumes 195 mW including the buer with
41 mW for the divider core at 5.2 V supply voltage.
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Figure 5.14: Measured input sensitivity characteristic of the regenerative dy-
namic frequency divider.
 
 
Figure 5.15: Measured output spectrum at 103.16 GHz input frequency of the
regenerative dynamic frequency divider.
A summary of the latest reported analog dynamic frequency divider is listed
in Table 5.2. The power consumption includes the buer stage for all the
dividers. We see that my divider in IHP's technology shows very fast speed in
lower fT than other SiGe technologies.
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[26] [28] This work [8]
Vcc (V) -3.8 -4.5 3.5
Current (mA) 30 50 30
Max. Operating Freq. (GHz) 100 110 103.16
Technology 0:12umSiGe 0:15umSiGe 0:25umSiGe
fT=fmax(GHz) 207=285 200=n:a 180=200
Chip Size(mm2) n.a 0:55 0:45 0:25 0:2
Table 5.2: Comparison to the state-of-the-art of SiGe regenerative dynamic
frequency dividers.
5.3.2 Digital Dynamic Frequency Divider  Clocked-
Inverter Feed-forward TFF
5.3.2.1 Principle
The digital dynamic frequency divider is in principle a clocked-inverter feed-
forward Toggle-FF (CIFF-TFF) frequency divider, which removes the latching
pairs of the Master latch and Slave latch of the static frequency divider, there-
fore the speed is much higher than that of Master-Slave FF [35]. The 150 GHz
CIFF-TFF frequency divider in InP/InGaAs DHBT technology is reported
[35] as the fastest digital dynamic frequency divider so far. I will present the
result this type of frequency divider in IHP's SiGe technology.
5.3.2.2 Circuit Design
The schematic of the digital dynamic divider is shown in Fig. 5.16. Besides the
removal of the latching pairs of Master and Slave latch, the collectors of emitter
followers T5 and T6 (T7 and T8) are connected to the load resistors of transistor
T4 and T3 (T1 and T2). Since the transient current of T5 induces voltage drop
at the collector of dierential pair before T4 turns on, thus T4 switching is ac-
celerated and the transition speed is increased. Therefore the total delay of the
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Figure 5.16: Schematic of digital dynamic frequency divider.
feedback loop is reduced and the maximum operating frequency is increased.
The output buer design is same as that in the aforementioned divider design,
which consists of an EF pair and a dierential amplier with 50 
 load match-
ing to the output. The circuit is designed in a dierential structure, but it also
can be measured and used in single-ended mode.
5.3.2.3 Layout
This digital dynamic frequency divider is implemented in SG25H1 technology
and Fig. 5.17 shows the chip photo. The chip area including pads is almost
same as the static one, and the divider core consumes only 0:25 0:2mm2.
5.3.2.4 Measurement Results and Comparison
The measurement is performed on wafer with Cascade GS-100 probe, the out-
put can be drawn from one of dierential output ports by simply connecting
the other output port with DC blocker and 50 
 load. W-band source mod-
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ule is connected to the W-band waveguide to provide the input signal to the
divider input. The measured input sensitivity is shown in Fig. 5.18.
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Figure 5.17: Chip photo of the digital dynamic frequency divider.
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Figure 5.18: Measured input sensitivity characteristic of digital dynamic fre-
quency divider.
In the measurement, a 47 GHz self oscillation frequency and a maximum op-
erating frequency of 105.5 GHz are observed. In simulation, the maximum
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operating frequency is about 120 GHz. The speed loss is due to the insu-
cient power of the source module. We see that the maximum speed is much
higher than the maximum operating frequency of the static frequency divider
in Fig. 5.9 and this agrees with the principle. The output spectrum after di-
vision is shown in Fig. 5.19. The divider core consumes 16.8 mA current and
the whole circuit consumes 111.8 mW at 5 V supply voltage.
Figure 5.19: Measured output spectrum at 105.5 GHz input frequency of the
digital dynamic frequency divider.
A comparison to the latest reported digital dynamic frequency dividers in GaAs
technology is summarized in Table 5.4. The SiGe frequency divider in IHP's
technology exhibits 100 GHz beyond maximum operating frequency compared
with those in faster GaAs technologies.
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[33] [34] [35] [This work]
Vcc (V) -5.2 -5.5 5.5 5
Current (mA) 229 215 64.9 22.36
Max. fin (GHz) 74 90 150 105.5
Technology 0:1umGaAs 1umGaAs 0:8umGaAs 0:25umSiGe
fT=fmax(GHz) 200=n:a 150=200 245=370 180=200
Chip Size(mm2) 2 2 0:4 2 1:5 1:5 0:25 0:2
Table 5.4: Comparison to the state-of-the-art of digital dynamic frequency
dividers
5.4 Summary
In this chapter, I present the design, implementation, and successful measure-
ment of one static and two dynamic frequency dividers. As the benchmarking
circuits, the comparisons to the state-of-the-art demonstrate design techniques
and the speed performance of IHP's SiGe HBT technology, which is very at-
tractive in application of future high speed system such as 60 GHz WLAN,
automotive radar system, and the optical communication systems.
The results of three types of frequency dividers realized in IHP's technology
are summarized in Table 5.5. These frequency dividers demonstrate the high
speed and low power consumption of the advanced SiGe:C technology and can
be considered as benchmarks for the operation frequency of ultrahigh-speed
IC's.
Type Vcc Current (mA) Max. Speed
(V) divider core total including buer (GHz)
Static MS-FF 3.5 12 40 71.5
Analog Dynamic 5.2 7.88 37.5 103.16
Digital Dynamic 5 16.8 22.36 105.5
Table 5.5: Summary of frequency dividers included in this work in IHP's SiGe
technology
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Chapter 6
Design and Implementation of
Low Noise Ampliers
In this chapter, I present the design and implementation of mmW low noise
ampliers (LNAs) in IHP's 0:25um SiGe:C BiCMOS technology. Two LNAs
are designed and measured: one for 77 GHz/79 GHz automotive radar ap-
plication, the other for 1 GHz multi-band application. Firstly, the important
parameters of LNA are discussed and the topologies are analyzed. Then, the
circuit design is described in detail. Finally, the measurement results are com-
pared with the state-of-the-art.
6.1 Fundamental Theory of LNA Design
6.1.1 System Requirements for LNAs
In the receiver link of most communication systems, LNA is connected to the
antenna or a band selection lter after the antenna. The received signal has
very low power and should be amplied by an LNA which should introduce
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as little noise and distortion as possible. The following sections describe the
essential parameters of LNA and how these parameters are calculated and
optimized to meet the system requirements.
6.1.1.1 Sensitivity and Noise Figure
The minimum signal is determined by the sensitivity level, and should be
detected with a sucient signal quality. Typically, it is determined by the bit
error rate (BER) or frame error rate (FER). This level is expressed as
Ssensitivity =  174 dBm+ 10  log(B) + Smin
Nmin
+NF; (6.1)
where  174 dBm is the available noise power from the source at 290K, i.e.
kT, B is the channel bandwidth, Smin=Nmin is the minimal signal-to-noise
ratio required for acceptable BER, and NF is the noise gure of the receiver.
Then we get the maximum allowable noise gure of the receiver from equation
(6.1)
NF = Ssensitivity + 174 dBm  10  log(B)  Smin
Nmin
: (6.2)
The NF of the receiver describes how much the receiver degrades the signal-
to-noise ratio of the signal received. It is dened as
NF = 10  logf Sin
Nin
=
Sout
Nout
g; (6.3)
where Sin, Sout, Nin, and Nout are the signal and noise powers at the input and
output of the receiver, respectively. The noise gure of cascaded blocks can be
calculated by using dierent methods. Friis' formula is a traditional approach,
Ftot = F1 +
F2   1
G1
+
F3   1
G1 G2 +   
Fn   1
G1   Gn 1 ; (6.4)
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NFtot = 10  log(Ftot); (6.5)
where Fn and Gn are the noise factor and available gain of the nth block,
respectively. Friis' formula shows that the noise contribution of each block
after the rst block is reduced if the gain of the preceding stage is increased.
The most noise dominant block is the rst of all blocks. LNA as the rst
stage of the receiver, the noise gure and gain are both so important that both
should be designed to be optimal. The NF requirement for 77 GHz receiver is
16 dB [4]. In implementation of the LNA design, the design margin of at least
1 dB should be left.
6.1.1.2 Gain and Noise Matching
A two-port network shown in Fig. 6.1 is always adopted in analysis. The signal
transmission is understood as voltage waves. The reection coecient is the
ratio between the reected voltage wave from a port and the incident voltage
wave entering the port, and is dened by equation (6.6):
Two Port
INS LOUT
Z LZ S
Figure 6.1: Two-port network reection coecients.
  =
Z   Z0
Z + Z0
; (6.6)
where Z0 is a reference impedance, normally as 50 
. When the characteristic
impedance at the interface of two ports are dierent, a reection wave occurs.
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Only when the port impedance Z is equal to Z0, no reection wave occurs at
the port interface, the input power is fully transferred into the port.
When considering the gain of a two-port, we need to know the denitions for
the power gains:
GT is the transducer power gain, and is probably the most meaningful gain
metric:
GT =
PL
PAV S
; (6.7)
where PL and PAV S are the power transferred to the load and power available
from the source respectively.
GP is the power gain, and refers to the power that is delivered to the load from
the power input to the network:
GP =
PL
PIN
: (6.8)
GA is the available power gain, and represents the power available from the
network given the power available from the source:
GA =
PAV N
PAV S
: (6.9)
From these denitions, we could notice that the relation among them, i.e.
GT  GP and GT  GA. Only when the source and load are both conjugate
matched to the input and output impedance of the two-port network, we get
GT = GP = GA. Therefore in the LNA design, the inter-stage matching for
gain stage should be conjugate matched in order to achieve maximum power
gain.
Besides the gain issue of LNA, noise gure of LNA is also very important be-
96
Chapter 6. Design and Implementation of Low Noise Ampliers
Two Port
Input
matching
network
Output
matching
network
L LSS,opt
Figure 6.2: Noise matching and conjugate gain matching of a two-port network.
cause it contributes the most part of the noise gure of the total receiver in
equation (6.4). Similarly, for multi-stage LNA, the rst stage is the most im-
portant stage for both noise and gain optimization. A good matching for LNA
means a minimum noise gure, maximum gain, and acceptable return loss.
Conicts are very often met for the same input matching network. Therefore,
the input matching of the rst stage should ideally achieve simultaneous gain
and noise match by achieving  S =  S;opt as depicted in Fig. 6.2, where  S
and  S;opt are the reection coecient for input port and reection coecient
for optimum noise reection, respectively. For the other stages, gain matching
can be employed to achieve the maximum power transfer.
Equation (6.10) describes the noise gure of the two-port network by the re-
lated parameters. Fmin is the minimum noise gure which can be achieved.
Therefore it is easily seen that in order to achieve the minimal noise gure
F ,  S should be optimized to be equal to  S;opt, this is what we called noise
matching.
F = Fmin +
4 Rn j  S    S;opt j2
(1  j  S j2) j 1 +  S;opt j2 (6.10)
For HBT devices, the Fmin can be expressed as equation (6.11) [36]. Fmin is
dependent on the technology parameters fT , , Rb, and the current related
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parameters like  and Ic, while Rb is related to the transistor selection.
Fmin  1 + 1

+
f
fT

s
Ic
2VT
 (RE +Rb)  (1 + f
2
T
f 2
) +
f2T
4f 2
(6.11)
6.1.1.3 Stability Issue
Stability is a very important issue for ampliers. To avoid oscillation, the
stability should be guaranteed during the whole design process. A common
denition for stability factor is Rollet's stability condition [37] expressed as
k =
1  j S11 j2   j S22 j2 + j S11S22   S12S21 j2
2 j S12S21 j > 1 (6.12)
and
j  j=j S11S22   S12S21 j< 1 (6.13)
To fulll an unconditional stability, the necessary and sucient conditions
are the combination of equation (6.12) and either equation (6.13) or stability
measure dened in [38] as:
b = 1+ j S11 j2   j S22 j2   j S11S22   S12S21 j2> 0: (6.14)
Another  factor [39] is also very often used to check the stability of LNA. 
is dened as
 =
1  j S11 j2
j S22   (S11S22   S12S21)S11 j + j S12S21 j
> 1: (6.15)
The circuit is unconditional stable when  > 1. This measure is the distance
of the Smith chart to the nearest stability circle, the larger the  value, the
more stable the circuit. The stability of the LNA circuit in this work is checked
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from DC to 110 GHz in both simulation and measurement.
6.1.1.4 Linearity
The output power of an amplier increases linearly with the input power in
the case of small signal excitation, in this case, the amplier can be treated as
a linear circuit. While 1 dB gain compression point and 3rd   order intercept
point are commonly characterized as the limits of the linear operation region.
Due to the nonlinear behavior, harmonics and mixing products occur at the
output of the device, a non-linear transfer function can be approximated as a
Taylor series expansion:
Frequency
Fundamentals
IM3IM3
IM5 IM5
......
Figure 6.3: Output spectrum of a two-tone excitation for a non-linear amplier.
Vout(x) = k0 + k1  Vin(x) + k2  V 2in(x) + k3  V 3in(x) +    (6.16)
We assume Vin(t) = V  [sin(!1t)+ sin(!2t)], then the mixing products appear
at the device output at signal frequencies of 2!1, 2!2, 3!1, 3!2, !1  !2,
2!1  !2, !1  2!2,    Harmonics and even-order mixing products are easily
ltered out, so these will not cause problems. The most troublesome terms are
the 3rd order inter-modulation at 2!1 !2, 2!2 !1 and the 5th order inter-
modulation at 3!1 2!2, 2!2 3!1. The spectrum is shown in Fig. (6.3). The
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graph in Fig. (6.4) shows the relation between the fundamental tone and the
3rd   order tone, the curves go to saturation with larger input, therefore they
don't intersect. However, the intersection point can be found if we extrapolate
the linear part of the curves. This theoretical intersection point is called IP3,
the power corresponding to the input and output are dened as 3rd   order
input intercept point (IIP3) and 3
rd   order output intercept point (OIP3)
respectively. The denition for 5th   order is same as the above. If !1 is close
to !2, then 2!1   !2 and 2!2   !1 are very close to the signal frequencies and
are troublesome.
Input power, dBm
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ut
pu
t p
ow
er
, d
Bm
 IP3 point
IIP3
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Fundamental
Intermodulation
product IM3
Figure 6.4: Denition of the third-order intercept point (IP3).
For small signals the fundamental tone increases linearly by 20 dB/decade,
and the inter-modulation products of 3rd   order increases as the cube of the
input by 60 dB/decade. Therefore at the 3rd   order intercept point, we have
this relation:
k1  V
0:75 j k3 j V 3 = 1 (6.17)
where k1 and k3 are constants in equation (6.16).
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When V = VIP3, we get
VIP3 = 2 
s
k1
3 j k3 j (6.18)
where VIP3 is the input voltage at the 3
rd   order intercept point.
6.1.1.5 Figure of Merit
The overall performance of an LNA can be judged by means of a gure-of-merit
(FOM) which is dened as [40]:
FOM =
Gmax BW
(NFavg   1)  Pdiss ; (6.19)
where Gmax and NFavg are the maximum gain and average noise gure, and
both are in absolute values and not in dB, BW is the covered 3 dB bandwidth,
and Pdiss is the dissipated DC power by LNA. Because this FOM takes into
account the very important parameters such as gain, bandwidth, noise gure,
and power consumption, so it is adopted in the comparison to the measurement
results of state-of-the-art.
6.2 77 GHz/79 GHz LNA
6.2.1 Circuit Design
6.2.1.1 Topologies
There are basically three structures which can be adopted in LNA design:
common emitter (CE), common base (CB), and cascode structure. The struc-
tures are shown in Fig. (6.5). Due to the small signal transmission mode in
LNA, the small signal equivalent circuit is used to analyze the characteristics of
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Figure 6.5: Topologies of LNA circuit: (a) Common emitter, (b) Common
base, (c) Cascode structure.
these structures. The corresponding small signal equivalent circuits are shown
in Fig. 6.6, Fig. 6.7, and Fig. 6.8 respectively.
In Fig. 6.6, the equivalent circuit of the CE transistor is marked in the dashed
block. To analyze the gain performance of the CE transistor, we use Kirchho's
law at the collector output node C, because rce is much larger than RL, so rce
is neglected in current analysis. We have:
(Vout   Vbe)  j!Cbc + gm  Vbe + Vout=RL = 0; (6.20)
from which the voltage gain can be derived by:
G(j!) =
Vout
Vbe
=  gmRL  1  j!(Cbc=gm)
1 + j!CbcRL
: (6.21)
Then we know that for low frequencies the voltage gain is close to G(! ! 0) =
 gmRL. Because
ibc = (Vbe   Vout)  j!Cbc; (6.22)
by putting equation (6.21) into equation (6.22), we have
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Figure 6.6: Small-signal equivalent circuit of CE structure.
ibc = (1 G(j!))  j!Cbc| {z } Vbe: (6.23)
In equation (6.23), the part in bracket can be treated as a new capacitance
CM ,
CM = (1 G(j!))  Cbc (6.24)
At lower frequencies,
CM  (1 + gmRL)  Cbc: (6.25)
This is the so-called Miller Capacitance, which has an amplication factor
(1 + gmRL) for Cbc. This means from node B looking into the circuit, the
capacitance CM is connected in parallel with Cbe to ground, this capacitance
decreases the gain at higher frequencies signicantly.
The equivalent circuit of CB structure is shown in Fig. 6.7. Since ic  ie,
for the case of same input and output impedance, this conguration provides
almost no voltage gain. While it oers three advantages over CE structure:
higher linearity, easier input matching due to the smaller input impedance,
and larger reverse isolation due to quite large rce between the input port and
the output port.
Cascode structure includes one CE and one CB transistor, the equivalent cir-
cuit is shown in Fig. 6.8. Because gm2  gm1, and input impedance of the CB
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stage ( 1
gm2
) which is usually smaller than the load impedance, is the load of
the CE stage, therefore from equation (6.25), we get CM for cascode structure:
CM  2  Cbc1 (6.26)
By comparing equation (6.25) and (6.26), we know that the cascode transistor
reduces the Miller eect of the input CE transistor. Additionally, the cascode
transistor increases the separation between the input and output ports of the
cascode amplier compared to a single CE amplier. This cascode topology
has signicant improvement on the performance of the reverse isolation. The
improved isolation decreases the LO leakage to the input port of LNA and is
benecial to the system.
For LNA design at mmW frequency range, it is very necessary to select a
structure which is robust enough to meet the gain and matching requirements.
Cascode structure shows better robustness, therefore it is selected in my design.
Of course, since it includes more transistors than other structures, thus more
noise contributors are included, so the drawback is the slightly increased noise
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Figure 6.9: Schematic of: (a) Bias network for one-stage LNA, (b) single-ended
three-stage cascode LNA.
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6.2.1.2 Design and Optimization
Based on the advantages and disadvantages discussed in Section 6.2.1.1, I
employ the cascode topology to realize an LNA in W-band at 77 GHz and
79 GHz. I adopt the single-ended structure and realize a single-ended receiver
with lower power consumption and less chip area. The bias circuit shown in
Fig. 6.9 (a) is the mirrored cascode current source, and Fig. 6.9 (b) shows
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Figure 6.11: Stability analysis in simulation: (a) Mu factor, (b) K factor.
the single-ended three-stage cascode amplier. MIM capacitors not only act
as DC blockers at the input, output, and inter-stages, but also construct the
matching network. Microstrip lines are used in the inductive load of each stage
and the other matching networks. The probe pad is modeled as a capacitor in
simulation with top metal and bottom metal as two plates.
For each individual stage of the LNA and the whole LNA circuit, the stability
is checked and guaranteed by simulating the Mu factor and K factor. Mu
factor is larger than 1 and K factor is larger than 0 for frequency ranging from
0.1 GHz to 110 GHz (Fig. 6.11). The stability factor is also guaranteed in
simulation in temperature variation range from -40 degree to 125 degree in
Fig. 6.12.
The optimization of the input port impedance for the rst stage of LNA takes
both the noise and power match into consideration, so that the minimum noise
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Figure 6.12: LNA's K factor versus temperature in simulation.
gure (Fig 6.10) and maximum power transfer can be achieved simultaneously.
Fig. 6.13 shows that the input port impedance is matched to 50 
 and the
optimum noise source impedance is also very close to 50 
 between 77 GHz
and 79 GHz frequency range.
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Figure 6.13: Optimization of input impedance for power and noise match.
Since this LNA is designed to operate at very high frequencies, so small par-
asitic eects introduced in the layout are also considered in the circuit opti-
mization. Therefore we include the additional layout eects in simulation to
compensate the unexpected dierence between simulation and measurement.
The simulation results of S-parameter are compared with the measurement
results in Fig. 6.15
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Figure 6.14: Chip photo of 77 GHz/79 GHz LNA.
6.2.2 Layout
The chip photo of 77 GHz/79 GHz LNA is shown in Fig. 6.14. It occupies
0:6  0:5mm2 including pads, and 0:42  0:42mm2 without pads. RF input
signal is fed to the Ground-Signal-Ground (GSG) pad from left, the output
signal is obtained from the GSG pad on the right, only one voltage supply is
needed and fed from the top pad. All the probe pitch is 100 m.
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Figure 6.16: Measured K factor of 77-79 GHz LNA at 27, 50, 70, 85, 100, 125
degrees.
6.2.3 Measurement Results
6.2.3.1 S-parameter
The LNA is measured on wafer with DC-110 GHz S-parameter equipment, and
is unconditionally stable in the whole frequency range. The LNA is designed
to provide peak gain in the frequency range between 77 GHz and 79 GHz
to meet the future automotive radar applications. The input matching and
output matching of each stage are optimized to cover 77 GHz and 79 GHz.
The on-wafer measured S-parameter results are compared with the simulation
results in Fig. 6.15, this result [7] shows improvement of in-band gain over my
previous work reported in [6], which showed 3 dB gain ripple between 77 GHz
and 79 GHz. In this work, the measured peak gain S21 is 21.7 dB at 79 GHz
and 20 dB at 77 GHz, 1 dB gain ripple is between 77 GHz and 81 GHz,
and 3 dB bandwidth is from 74 GHz to 83 GHz. S11 and S22 measurement
results show that good input and output port impedance match are achieved
at 77 GHz and 79 GHz. Additionally, port isolation S12 is better than 45 dB
in this range.
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The LNA is also measured on wafer in available temperature variation range
between 27 and 125 degree. The measured K factor extrapolated from the
measured S parameter by 6.12 and 6.13 versus temperature (Fig. 6.16) shows
the unconditional stability from DC to 110 GHz. The LNA's gain varies from
21.7 dB@27 degree to 11.3 dB@125 degree and works stably (Fig. 6.17).
10 20 30 40 50 60 70 80 90 1001100 120
-30
-20
-10
-40
0
freq, GHz
dB
(S
(2,
2))

dB
(S
(1,
1))

dB(S(1,1)) dB(S(2,2))
(a)
10 20 30 40 50 60 70 80 90 1001100 120
-55
-40
-25
-10
5
-70
20
freq, GHz
dB
(S
(2,
1))

dB
(S
(1,
2))

dB(S(2,1))
dB(S(1,2))
(b)
Figure 6.17: Measured S-parameter of 77-79 GHz LNA at 27, 50, 70, 85, 100,
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6.2.3.2 Linearity
Additionally, the measurements for gain and current consumption versus sup-
ply voltage are investigated and the results are shown in Fig. 6.18. The gain
increases less when the supply voltage is larger than 3.5 V, therefore the whole
measurement is done at 3.5 V. The current consumption is proportional to
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the supply voltage. The linearity of the LNA is also measured by single-tone
set-up. E-band source module and W-band power sensor are used. The lin-
earity performance is illustrated in Fig. 6.19. The LNA works linearly when
the input power is below -21 dBm, which is the 1 dB gain compression point
of this LNA.
Due to the limitation of equipment, the measurement of the noise gure was
not performed. Based on the comparison between S-parameter simulation and
measurement results, we estimate that the noise gure of the LNA should be
about 10.1 dB.
[41] [42] [43] This work [7]
Stage 3-stage 3-stage 2-stage 3-stage
Type of LNA single-ended single-ended dierential single-ended
Vcc (V) 3 2 3.5 3.5
Current (mA) 30 19.2 25 30
Gain_max (dB) 10 15 23.8 21.7
NF (dB) 4 3.5 8 10.1
BW (GHz) 8 10 6 9
Isolation (dB) - - - -45
Technology 0:15umGaAs 0:19umGaAs 0:12umSiGe 0:25umSiGe
fT =fmax(GHz) 80=n:a n:a=n:a 207=285 180=200
Chip Size(mm2) 1:34 1:0 1:88 1:20 0:86 0:36 0:42 0:42
FOM 0.58 6.65 2.21 1.38
Table 6.2: Comparison of FOM of 77 GHz/79 GHz LNAs.
6.2.4 Comparison to the State-of-the-art
The FOM in equation (6.19) [40] is used to compare this work with the other
latest reported 77 GHz/79 GHz LNAs so far. In Table 6.2, the technical data is
summarized for SiGe and GaAs LNAs and the FOMs are compared. This is the
rst reported single-ended cascode LNA in SiGe technology at 77 GHz/79 GHz
at the time of publication of [6]. The LNA shows better FOM than some in
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GaAs technology, and shows comparable FOM compared with other in more
advanced SiGe technology. The performance of the LNA can still be improved
with the progress of the more advanced technology of IHP. The measurement
results and comparison show that our component is a promising alternative in
the future SiGe radar products.
6.3 Tunable 0.7 GHz - 1.4 GHz LNA
6.3.1 Motivation  Multi-band Applications
With the remarkable growth of the wireless communications, personal com-
munications systems, and WLANs' are realized with the monolithic integrated
circuit in both licensed and unlicensed bands.
Due to the lack of universal standards for dierent signal transmission mode
(analog or digital), users either need to switch among dierent bands (in multi-
band cellular phones) or use multiple frequency modes (multi-band cellular
phone with global position system and Blue-tooth interface). Therefore, it
would be highly benecial to provide a receiver which has variable or multiple
frequency bands.
Although the reported micro electromechanical system (MEMS) technology is
also compatible with integrated circuits (IC) process, it is expensive, and it
requires large voltage supply, so it is more suitable for special applications like
high-resolution imaging of human eye or other measurements.
Another proposed structure is a dual-band receiver. This structure adopts a
dual-band antenna, dual-band lter, and dual-band LNA which are matched
to the designated frequency bands. This concurrent multi-band receiver design
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is very useful for supplying redundancy in mission critical data transmission
application. For dierent bands, the receiver system needs to provide multi-
band antennas, and multi-band lters simultaneously. Focusing on the multi-
band LNA, multiple resonators for the targeted frequency bands are needed at
the input and output. This requires multiple inductors on chip, thus larger chip
area. Further, due to the simultaneous amplication of the received signals
of dierent bands and the non-linearity of the transistor in the wide-band
LNA, the non-linearity would put forward a high phase noise requirement
for the voltage controlled oscillator (VCO), and the non-linearity after the
mixer and introduces bottlenecks in system performance. Additionally, various
techniques like using switched inductors [44] and switched capacitors [45]-[46]
all require additional passive elements in the matching networks. This increases
the chip area and cost. Thus, a variable single or multi-band functionality using
small chip area and with good linearity performance is preferred.
This work [47] presents a variable single or multi-band amplier architecture
which can be applied in a certain frequency range with variable operating
frequencies.
6.3.2 Circuit Design
The schematic shown in Fig. 6.20 adopts the cascode topology. The noise
match, power match, and the stability issues are in principle same as those
in Section 6.2.1. By comprising a varactor CV in the network of the input,
the output, or both in an LNA, the impedance is matched to the designated
frequency band. In specic circuit design, it can be exibly selected. In this
circuit, the input match does not include the varactor and the circuit provides
a wide band input impedance matching, while the output load provides a
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variable band output impedance matching. The resonant gain can be adjusted
to operate at the expected frequency band by tuning the control voltage Vctrl
after the chip fabrication. The bias circuit is similar as that used in Fig. 6.9.
The four inductors are fully integrated on chip without using o-chip inductors
or bond wires to reduce the chip size and increase the accuracy. By adjusting
the capacitance of the varactor in the resonant load matching network, this
method can be applied in variable band amplier, in LNA or mixer for one
single frequency band or multiple bands. In principle, compared with adopting
the general wide-band LNA in multi-band applications, this band selective
structure provides better non-linearity performance after the mixer, improves
the dynamic range of the receiver, and relaxes the phase noise requirement for
the VCO.
Vcc
Bias circuit
Vctrl
RFin
RFout
Cv
C1
C2
C3
C4
L1
L2
L3
L4
Figure 6.20: Schematic of single-ended one-stage variable band LNA in cascode
structure.
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6.3.3 Layout
This LNA is designed and implemented with the SG25H1 technology which
provides ve metal layers and same active devices as SGC25C technology. The
chip photo of LNA is shown in Fig. 6.21. The chip occupies 1:30:9mm2 area
including pads.
L1
L2
L3
L4
Figure 6.21: Chip photo of 0.7 GHz-1.4 GHz tunable LNA.
6.3.4 Measurement Results
6.3.4.1 S-parameter
All the measurements are performed on wafer using 100m pitch probes. The
LNA consumes 17.5 mW with 2.5 V DC supply voltage. By sweeping the
control voltage Vctrl from 0 V to 5 V, we observe the operation band of the
LNA is changed from 1.4 GHz to 0.7 GHz (shown in Fig. 6.22).
The measured tuning range is shown in the gain curve S21 in Fig. 6.22 (a),
S21, S11, and S22 in the S-parameter measurement agree with the results in
simulation very well. The port isolation S12 between the input and output is
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Figure 6.22: On-wafer measurement of S-parameter in dB: (a) S21, (b) S12,
(c) S11, (d) S22.
higher than 40 dB due to the adoption of cascode topology. Its bandwidth
covers the mobile and GPS frequency band. In system design, thess control
voltages can be fed from the processor and memory which relates to the voltage
controlled oscillator's frequency for multi-band system.
6.3.4.2 Noise Figure
The simulated and measured noise gures of the LNA are shown in Fig. 6.23.
We observe that the measured noise gure is about 2 dB larger than the
simulated result. The gain in S-parameter measurement is also about 2 dB
larger than that in single-tone measurement. The reason is related to the path
calibration of between the two dierent measurement set-up. The noise gure
does not change with the control voltage during the measurement observation.
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Figure 6.23: Simulation and measurement results of NF of 0.7 GHz-1.4 GHz
tunable LNA.
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Figure 6.24: Measured linearity of LNA at 1.2 GHz with single-tone excitation.
6.3.4.3 P1dB and IP3
The linearity of the LNA is measured by the single-tone excitation, 1 dB
compression point of the input power is about -12 dBm at 1.2 GHz (Fig. 6.24).
The non-linearity performance of the LNA is measured by a two-tone set-up.
The frequency oset of the two tones is 1 MHz. Fig. 6.25 shows that the
extrapolated third-order intercept point is about -8 dBm for the input signal.
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Figure 6.25: Measured IP3 of LNA at 1.2 GHz by a two-tone set-up.
6.4 Summary
This chapter reports the design and implementation of an LNA operating at
77 GHz and 79 GHz for automotive radar system covering the LRR and SRR
simultaneously. The measurement shows that 21.7 dB peak gain occurs at
79 GHz and 20 dB gain occurs at 77 GHz. The 1 dB gain ripple bandwidth
4 GHz between 77 GHz and 81 GHz, and 3 dB gain bandwidth is 9 GHz in
the range of 74 GHz to 83 GHz.
Another variable band LNA is also designed and measured for multi-band
applications. This LNA presents a wide band input match to 50 
 load,
and employs a varactor in the output impedance matching network to ease
the implementation of the variable band function. This LNA works between
0.7 GHz and 1.4 GHz by tuning the control voltage, and it can be applied in the
multi-band systems to realize the tunable function without using bondwires
and switches or tuning inductors.
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Chapter 7
77 GHz/79 GHz Improved
Down-conversion Mixer
In this chapter the design and implementation of a fully integrated active down-
conversion mixer for automotive radar applications are presented. Firstly, the
current existing mixer structures are analyzed. Secondly, a new micromixer
structure, which was rst published by the author of this thesis in [5], is pro-
posed; theoretical analysis and circuit simulation show that both the gain and
the noise gure of a micromixer with this structure are improved against the
other existing micromixer structures at the time of publication of [5]. Thirdly,
a 77 GHz/79 GHz down-conversion mixer with the proposed structure is de-
signed and implemented; the measurement method is described in detail and
the measurement results are shown. Finally, a comparison to the state-of-
the-art microwave mixers shows that this micromixer achieves the highest
gure-of-merit dened by [54]. This is the rst micromixer implemented at
77 GHz/79 GHz in SiGe technology in the world.
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7.1 Introduction
Performing the mixing function for signals in the transmission paths, mixer
inuences the system performance with its parameters such as linearity, noise
gure, and gain, which relate with the structure and the technology adopted in
the mixer design. Some millimeter-wave mixers in GaAs technology have been
reported since decades ago [49], [50], etc. This chapter will demonstrate down-
conversion mixer in SiGe technology for the automotive radar application in
W-band. In this following sections, I will elaborate the mixer design, the new
structure, implementation, and the measurement results in detail.
7.2 Fundamental Characteristics of Mixer
7.2.1 Mixer Topologies
Mixers can be classied into active and passive mixers. Passive mixers such as
diode mixers and resistive mixers show conversion loss but with usually better
noise gure and higher linearity. Active mixers usually provide gain which in
turn reduce the noise contribution from the succeeding stages to the whole
receiver. Due to the limitation of diode model in the available technology,
I design an active mixer with gain and acceptable noise gure instead of a
Schottky diode mixer with higher loss observed in simulation at 77 GHz band.
Mixer topology can be divided into unbalanced, single-ended RF single-balanced,
dierential RF double-balanced, and single-ended RF double-balanced. In the
following, the structures of the active mixer topologies will be discussed.
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RF
Filter
LO
Filter
Bias
LO
RF
IF
Figure 7.1: Unbalanced active mixer.
Unbalanced Structure The simple unbalanced mixer structure is shown
in Fig. 7.1. The RF and LO signals are mixed at the base of the transistor
after the respective lters. LO signal modulates the transistor with enough
large amplitude, and the non-linearity of the transistor performs the mixing
function.
The unbalanced mixer structure does not reject RF-IF, LO-IF, and LO-RF
feed-through. The LO signal is injected into the RF port through the RF
lter, the RF signal also enters the LO port through the LO lter. In the case
of low IF, LO and RF frequencies are very close to each other. So high-order
lters would be required to reject the LO-RF leakage.
LO+
RF
IF+
LO-
IF-
Figure 7.2: Single-Ended RF single-balanced active mixer.
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Single-Ended RF Single-Balanced Structure Fig. 7.2 depicts the topol-
ogy of a single-ended RF single-balanced mixer. The single-ended RF signal
is fed to the lower CE transistor, while the dierential LO signals are fed to
the upper switching transistor pair. Multiplicative mixing is performed by the
switching pair which should switch instantaneously from one transistor to the
other. Therefore a high LO power level is required. A low LO power causes
unsatisfying switching and thus degradation of the gain and noise gure. The
single-balanced mixer structure rejects RF-IF and LO-RF feed-through, but
does not reject LO-IF feed-through.
LO+
RF+
IF+
LO-
LO+
RF-
IF-
Figure 7.3: Dierential RF double-balanced active mixer.
Dierential RF Double-Balanced Structure Fig. 7.3 shows the well-
known double-balanced Gilbert cell mixer. This mixer consists of a dierential
amplier and a switching quad. The RF signals are amplied by the dierential
amplier. The LO signals are fed to the switching quad. The linearity of the
mixer is dominated by the dierential amplier. The mixing functionality is
performed by the switching quad transistors. The balanced circuit structure
suppresses the LO-IF and RF-IF feed-through. LO-RF feed-through is also
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Figure 7.4: Single-ended RF double-balanced active micromixer.
rejected if the switching quad transistors are driven dierentially.
Single-Ended RF Double-Balanced Structure As depicted in Fig. 7.4,
this structure needs a single-ended RF input signal and does not need a single-
to-dierential converter or a dierential LNA before the mixer. This structure
provides dierential RF signals to the LO quad transistors by the current
mirror. Therefore, it is a double-balanced structure. The LO-IF feed-through
is suppressed, and LO-RF and RF-IF feed-through are dependent upon the
quality of the dierential RF signals.
7.2.2 Mixer Parameters
Conversion Gain As a non-linear circuit, a mixer translates the frequency
from an input RF to an output IF (for down-conversion mixer). The voltage
gain is dened as the division ratio between the amplitudes of the output IF
and the input RF, therefore the name of conversion gain.
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Noise Figure The noise gure (F) is dened as the division ratio between
the signal-to-noise ratios (SNRs) at the output and the input. The noise gure
of an amplier is dened as how much noise is added by the amplier, and can
be expressed as:
F =
SNRIIN
SNROUT
=
kTBG+Na
kTBG
(7.1)
where k is the Boltzmann constant and is equal to 1:38 10 23J=K, T is the
temperature in Kelvin, B is the measurement bandwidth, G is the gain of the
amplier, and Na is the added noise from the amplier.
The noise gure for mixer can be expressed as single-sideband (SSB) or double-
sideband (DSB). SSB noise gure is dened when the expected signal is only in
the upper or lower sideband, no image signal is included, but noise includes the
contribution from the desired and the image frequency band and it is related
to the hetero-dyne architecture. Then the denition of SSB noise gure is:
FSSB =
kTBLGL + kTBUGU +Na
kTBUGU
; (7.2)
where BL, GL are the bandwidth and gain at the lower sideband, and BU , GU
are the bandwidth and gain at the upper sideband respectively.
The DSB noise gure applies for the signal and noise which appear in both
sidebands. We use the denition of DSB noise gure:
FDSB =
kTBLGL + kTBUGU +Na
kTBLGL + kTBUGU
(7.3)
Therefore, FSSB = FDSB(1+
GL
GU
). For low IF and high LO frequencies, the
gain at lower sideband is nearly equal to that at upper sideband, then FSSB =
FDSB + 3 dB.
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1 dB Gain Compression Point 1 dB gain compression point is a measure
of the linearity of the mixer. It occurs when the RF input power induces an
output power which is 1 dB less than its linear magnitude. Above this level,
the mixer does not work in a linear region and has not a linear increase in
output power.
DC Oset DC oset is a measure of the unbalance of the mixer and is zero
for an ideal mixer. DC oset denes the output voltage at IF port if only LO
signal is applied and the RF port is terminated with 50 
 load.
LO BufferMicromixer
Core
IF Buffer
RF from
LNA From LO
IF+ IF-
Figure 7.5: Block diagram of the mixer design in this work.
Isolation Isolation is a measure of the leakage between the mixer ports and
denotes the balance within the mixer. A high isolation corresponds to a low
leakage or feed-through. The LO-RF isolation is the amount of LO level at-
tenuated when measured at the RF port, when the IF port is terminated with
50 
 load. Since normally RF power is much smaller than LO power, so only
LO isolation is specied, and RF isolation is not a problem. The requirement
for the isolation levels are dierent for dierent systems in which the mixer
is used. The LO-IF isolation and RF-IF isolation are critical because leakage
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level may saturate the following stage.
7.3 Circuit Design of 77 GHz/79 GHz Down-
Conversion Mixer
The mixer in this work includes a micromixer core with single-ended RF input,
thus without the need of using an RF balun at the RF input. The block
diagram of the whole mixer is illustrated in Fig. 7.5. This micromixer structure
was rst proposed by the author of this thesis in [5].
The LO buer is added to provide large enough LO power to drive the mixer
core with dierential LO signals. The IF buer is to provide a matching port
to the impedance of the measurement equipment.
LO
LO+
LO-
Vcc
50 Ohm
Figure 7.6: Schematic of LO buer.
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Figure 7.7: Gilbert micromixer core [58].
7.3.1 LO Buer
The schematic of the LO buer is shown in Fig. 7.6. It consists of a dierential
amplier providing dierential output signals to the following stages. A 50 

resistor and transmission line are used at the input to provide a good match
to the 50 
 LO input port. Additionally, the LO buer provides constant
gain for the LO dierential signals and provides sucient power to drive the
mixer. AC coupling is used to remove the DC oset of the dierential LO
signals. Furthermore, emitter followers behave as low impedance interface to
the mixer core.
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Figure 7.8: Current existing micromixer structures: (a) Structure in [58], (b)
Structure in [60], (c) Structure in [61].
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Figure 7.9: Schematic of proposed 77 GHz micromixer core with single-ended
RF and dierential LO and IF.
7.3.2 Improved Micromixer Core
The micromixer core I designed is based on the Gilbert micromixer cell [58],
as shown in Fig. 7.7. The Gilbert micromixer has better linearity performance
due to its common base RF input stage compared with the common Gilbert
double-balanced mixer which feeds the RF signal to the common emitter RF
input stage (Fig. 7.3). The so far reported micromixer structures are shown in
Fig. 7.8, what dierentiates my proposed structure from the existing structures
is the mirrored RF branch which is marked in an ellipse. Q6 is either not used
or connected in dierent ways in the previous existing structures. We are
concerned about the RF signals fed to the switch quad at node A and node
B, because the left branches providing the RF signal are same for structures
in Fig. 7.8, so we concentrate on the amplitude and phase comparisons for
current in the right branch for the four structures.
In my proposed mixer structure, Q6 is connected in a diode form as shown
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in Fig. 7.9. The benet of connecting Q6 in this way is the better balancing
of the amplitude and phase of the dierential RF signals. This is realized by
providing a more symmetric structure for RF signals at node A and B. Then
this results in the cancellation of the non-linearity of I1 and I3 and improves
the performance of the micromixer.
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Figure 7.10: Equivalent circuit for right branch of (new) in 7.9: CE and diode
in series.
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Figure 7.11: Phase denitions for each structure.
The equivalent circuits of the right branch of the structure (a) is in cascode
topology, the equivalent circuit is shown in Fig. 6.8 in Chapter 6. Fig. 7.10
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shows the right branch of the structure (new). We can neglect rce in current
analysis becasue it is much larger than RL .Connecting transistor Q6 in diode
form does not change the output impedance of the CE transistor in cascode
topology too much, i.e,  1
gm2
. And ic  ie for transistor Q6, similarly in cas-
code topology, so the current magnitudes in the right branch for structure (a)
and (new) have little dierence. However the capacitor Cbc2 between collector
and grounded base included in Fig. 6.8 is shorted, and the capacitor Cbe2 is
connected in series, so the equivalent capacitance between the base of CE and
the collector of the diode is reduced by the Cbe2 in series in Fig. 7.10, this
compensates the phase lag of Vout in Fig. 6.8 at high frequencies.
I construct the simulation in ADS to compare the phase and amplitude dif-
ference for four structures in Fig. 7.11. In three-port S-parameter simulation,
port one is the RF input port with phase p0, port two is dened for phase
p1 corresponding to node A, and port three is dened for phase pa2, pb2, pc2,
and pnew2 corresponding to node B for the four structures. Voltage drop on
R0 in structure (b) is 0.7 V same as that for the diode. The four simulation
results are compared in Table. 7.1. The proposed structure shows better phase
balance than the other three types because of the compensation for phase shift
of RF signal at right branch. While structure (c) has the best amplitude bal-
ance, this is because that in (c), the incidental inequality of VCE of Q8 helps
to recover some current gain in the mirror lost due to its nite ac beta. Since
the structure depicted in Fig. 7.8 (c) uses no component in the mirrored RF
branch, Q8 suers avalanche risk. This is particularly important for SiGe tech-
nologies which have low BVCEO. Since BVCEO is 1.9 V in fT 180 GHz SiGe
technology, VCE of Q8 is at the limit. Therefore structure (c) is not suitable for
low BVCEO technologies. In sum, the proposed structure improves the linear-
ity of the two dierential RF signals and thus increases the gain, reduces the
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NF without increasing the complexity of the circuit and avoids the avalanche
risk.
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Figure 7.12: Gain and NF comparison between the proposed mixer structure
and the existing structures at dierent frequency bands.
Type (a) Type (b) Type (c) Type (new)
(\(S21)-\(S31)) -122.436 -106.163 -115.231 -146.606
jS21j-jS31j 0.232 0.35 0.210 0.225
S21[dB]-S31[dB] 5.623 11.381 4.025 5.443
Table 7.1: Phase and amplitude comparison in ADS S-parameter simulation.
To verify the improvement, three circuits are designed at 70 GHz, 77 GHz,
and 84 GHz respectively. The gain and noise gure between the proposed
mixer structure and the existing micromixers are compared in simulation and
illustrated in Fig. 7.12. We dene dG_x=G_new-G_x, dNF_x=NF_new-
NF_x, where G_new (or NF_new) and G_x (or NF_x) are the gain (or NF)
of the new structure and structure (x) in Fig. 7.8 respectively, x denotes a,
b, and c. My proposed structure reduces the NF compared with other three
structures and the reduction is more noticeable at higher frequencies. The
reason is that the individual non-linearity of I1 and I3 are cancelled, thus
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the noise interference part is removed. The improvement for the gain is also
compared with structure (a) and (b) for the same reason. Compared with
structure (c), the gain is reduced by 0.09 dB, 0.51 dB, and 0.15 dB at 70 GHz,
77 GHz, and 84 GHz respectively. These results agree with the above analysis.
OUT+
OUT-
Vcc
IF+
IF-
Figure 7.13: Schematic of IF buer for measurement and output port match-
ing.
The RF port matching can be further nely optimized by the control voltage
Vbias. R8 and R10 (Fig. 7.9) in the dashed block are used to inject current and
increase the gain without increasing the tail current and power consumption
[59].
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Figure 7.14: Chip photo of the 77 GHz/79 GHz down-conversion micromixer.
7.3.3 IF Buer
The IF buer is a dierential amplier to provide the IF signal to the 50 

measurement port. The circuit is shown in Fig. 7.13. To avoid the inuence of
IF buer to the measurement of mixer, the gain of the IF buer is designed to
be only 1 dB in simulation. Therefore the gain and noise gure of mixer core
are not inuenced in measurement.
7.4 Layout
Fig. 7.14 shows the chip photo of the mixer die. The chip occupies 0:5 
0:55mm2 including pads, and 0:3 0:2mm2 without pads. Input and output
port matching are achieved by employing the transmission line and including
the pad capacitance.
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Figure 7.15: Block diagram of mixer measurement set-up for gain and noise
gure.
7.5 Measurement Results
The measurements are performed on wafer with HP 83558A source module and
multiplier for 75-110 GHz (W-band), Agilent W8486A W-band power sensor,
HP E4419B power meter, W-band noise source, and Aeroex PN9000 phase
noise test system. GSG probe for W-band and GSSG probes for low frequency
are used.
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Figure 7.16: Measured conversion gain versus RF power.
7.5.1 Linearity, Gain, and Port Isolation
Fig. 7.15 is a block diagram of the setup for gain and NF measurement. The
mixer consumes 176 mW totally with only 49.5 mW for the mixer core, op-
erating at 4.5 V with total current consumption of 39 mA. With 2 dBm LO
power, a maximum gain of 13.4 dB at 77 GHz is measured. Fig. 7.16 depicts
the output power for an IF frequency of 100 MHz versus RF input power. The
LO frequency and power is 77 GHz and 1 dBm respectively. The mixer shows
a wide dynamic range with input 1 dB compression point of -12 dBm.
In Fig. 7.17, the simulated and measured conversion gain versus LO and RF
frequency are shown for 100 MHz IF frequency and 1 dBm LO power. The
measured conversion gain versus RF frequency is larger than 10 dB at center
frequency of 77 GHz and 84 GHz and peaks also for LO frequency at 77 GHz.
The gains at 77 GHz and 79 GHz are 13.4 dB and 7 dB respectively. The con-
version gain versus LO power is also investigated, the simulated and measured
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Figure 7.17: Conversion gain versus LO and RF input frequency.
curves are shown in Fig. 7.18. The gain varies linearly with the LO power up
to 2 dBm, then the gain approaches saturation.
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Figure 7.18: The measured conversion gain versus LO power.
Another important issue is the isolation between the ports of mixer, especially
the LO port leakage to other ports. The measurement shows that the isolation
is larger than 28 dB between LO port and IF port and larger than 34 dB
between LO port and RF port (Fig. 7.19).
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Figure 7.19: Measured port isolation of LO to RF, and LO to IF.
7.5.2 Noise Figure
Noise gure (or Noise factor) contains the important noise information of the
noise performance of the RF system. The basic denition is:
NoiseFactor(F ) =
TotalOutputNoisePower
OutputNoiseDueToInputSourceOnly
: (7.4)
Measurement methods can vary for dierent systems. Some systems have high
gain and low noise gure, some have low gain and high noise gure, and some
have very high gain and wide range of noise gure. Measurement methods can
be selected accordingly.
A straightforward way to measure the noise gure is by using the noise gure
meter. One can measure the noise gure over a certain frequency range, and the
analyzer can display the system gain and noise gure simultaneously. However,
this method has also limitations. The analyzer has frequency limits, and if we
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measure the high noise gures, e.g. when the noise gure exceeds 10 dB, the
measurement can be not accurate.
Y factor method is also a popular way to measure the noise gure. Similarly
as the noise gure meter as mentioned in the above method, an ENR (Excess
Noise Ratio) source is needed. The ENR requires a high voltage DC supply,
works over a wide band, and it has its own standard noise gure parameter at
specied frequencies. By turning the noise source on and o (switch the DC
voltage on and o), we can measure the dierence of the output noise spectral
density from the spectrum analyzer.
NoiseF igure(NF ) = 10 log10(
10(ENR=10)
10(Y=10) 1
); (7.5)
where ENR is the number listed on the table on ENR head, Y is the dierence
of the output noise spectral density for on and o states. The denition for
ENR is: ENR = TH 290
290
. TH is a hot T when the noise source is on, and 290 K
corresponds to a cold T.
Another convenient and more accurate method is called Gain Method which
is also based on the denition mentioned earlier in equation (7.4). In equa-
tion (7.4), the Noise is due to two eects. The noise in the nominator is
that the interference feeds into the RF systems in the form of signals that
dier from the expected one. The other item in the denominator is due to the
random uctuation of carriers in the RF system (or DUT). The second eect
is a Brown motion, the available noise power is:
PNA = k  T  4f; (7.6)
where k is the Boltzmann's constant (1:38  10 23Joules= 4 K), T is the
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temperature in Kelvin, and 4f is the noise bandwidth (Hz). At room tem-
perature, T=290 K. The noise power density is -174 dBm/Hz. Then we have
the equation of noise gure below:
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Figure 7.20: Mixer measurement set-up.
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NF = PNOUT   ( 174dBm=Hz + 20  log10(BW ) +Gain); (7.7)
where PNOUT is the measured total noise output power, the noise power density
is -174 dBm/Hz at room temperature 290K, BW is the interested bandwidth,
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Gain and NF are the gain and noise gure of the DUT respectively. All the
units are in dB. To make the formula easier, we can directly measure the
noise spectral density (dBm/Hz). Then the equation turns to be: NF =
PNOUTD + 174 dBm=Hz  Gain. Based on the advantages and disadvantages
of the three methods, I adopted the Gain Method in my mixer noise gure
measurement. The noise spectral density is measured by Aeroex PN9000
phase noise test system. The set up is shown in Fig. 7.20. The measured noise
spectral density is recorded as shown in Fig. 7.21.
By measuring the noise spectral density of three cases, i.e. the residual noise,
the noise with and without noise source shown in Fig. 7.21, the measured
output noise power density of the mixer and the residual noise power density
are  160 dBV 2=Hz and  170 dBV 2=Hz , respectively. The data was obtained
by repeating each step several times with the similar curves shown in Fig. 7.21.
18.4 dB noise gure was obtained by calculation.
7.5.3 Discussion
The third-order intercept point (IP3) is also a very important parameter for
mixer. However, we have not found reports about measured IP3 results near
77 GHz range or beyond. The practical problems prohibit us from building a
measurement set-up. The mechanical diculties encountered during installing
the required equipment and apparatus is the installing two 77 GHz RF sources,
a W-band coupler, a W-band LO source module, and four probes. Another
source (from Agilent) using tricky mixing algorithm to establish a two-tone
signal works for low frequencies only. Since all the measured data, including
1 dB compression point, conversion gain, and port matching agree with the
simulation data very well, we can approximately use the simulated  2:5 dBm
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IP3 as a practical metric for the mixer. Furthermore, the rule of thumb states
that the real IP3 is around 10 dB than P1dB. That is, the real IP3 can be
estimated as  12 dBm + 10 dBm =  2 dBm. This IP3 also agrees well with
the simulated IP3 of -2:5 dBm with only 0:5 dBm estimation error. Therefore
we could estimate that IP3 is about  2:5 dBm .
7.6 Comparison to the State-of-the-art
To compare the performance of our mixer with the other state-of-the-art, I
adopt the denition of FOM in [62]:
FOMMIX = (CG NF ) + (MIXLIN  NF ) MIXPWR  MIXISO; (7.8)
where CG is the conversion gain, and
MIXLIN = 10Log(
(IP1dB)W ? (IIP3   9:6)W
(IP1dB)W + (IIP3   9:6)W ) (7.9)
MIXPWR = 10Log(
Pdiss
1mW
) (7.10)
MIXISO = ISOLO RF + ISOLO IF + ISORF IF (7.11)
ISOLO RF = 10Log(
(LOPWR RF )W
IP1dB   10)W + 1) (7.12)
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ISOLO IF = 10Log(
(LOPWR IF )W
IP1dB   10)W + 1) (7.13)
ISORF IF = 10Log(
(LOPWR IF )W
IP1dB   10)W + 1) (7.14)
Since not all papers provide the isolation data, so MIXISO is omitted in
FOMMIX . Table 7.3 includes the technical data of 77 GHz mixers and il-
lustrates a comparison to the state-of-the-art. Our mixer achieves the highest
FOMMIX , showing 60% better linearity with 41% less power consumption
compared to the reported active SiGe mixer.
[51] [52] [53] This work [5]
Type of Mixer Subharmonic Subharmonic Gilbert Micromixer
Vcc (V) 5 n/a -5 4.5
Current (mA) 4.4 n/a 60 39
Conversion Gain (dB) 0.7 -14s-18 22 13.4
LO Power (dBm) 10 5 2 2
LO Frequency (GHz) 38 36 77 77
SSB Noise Figure(dB) 23(sim.) n/a 14 18.4
P1dBinput/output (dBm) -8/-7.3 0 -30/-4 -12/1.3
Isolation (dB) >30(LO-RF) 40(LO-IF) n/a >34(LO-RF)
>28(LO-IF)
Technology (SiGe) 0:5um 0:15um 0:18um 0:25um
fT (GHz) 80 n/a 200 180
Chip Size(mm2) 0:86 0:9 1:5 1:0 0:55 0:45 0:5 0:55
FOM -99.72 n/a -93.58 -89.07
Table 7.3: Comparison to latest reported 77 GHz integrated microwave mixers.
7.7 Summary
An improved micromixer structure is proposed in this work and the analysis
and simulation show the improvement on noise gure and gain for mixers. A
145
Chapter 7. 77 GHz/79 GHz Improved Down-conversion Mixer
fully integrated active down-conversion micromixer in this structure is designed
and measured at 77 GHz/79 GHz. The mixer works from 74 GHz to 84 GHz
and the gain is larger than 10 dB. A 12.6 dB gain at 77 GHz and a 18.4 dB
noise gure are achieved with 1 dBm LO power. With 2 dBm LO power,
the maximum available gains are 13.4 dB and 7 dB at 77 GHz and 79 GHz,
respectively. In comparison to the state-of-the-art mixers, this reported mixer
shows the highest gure-of-merit. Compared with the active mixer in SiGe
technology, the linearity of this mixer is 60% better while consuming 41% less
power. Additionally, there is no need of using an RF balun. The disadvantage
of the proposed mixer is the slightly higher noise gure, but the whole noise
contribution from the mixer to the receiver is smaller than 0.1 dB if the LNA
reported in chapter 6 is added before the mixer. So this slightly higher noise
gure plays negligible inuence on the total noise gure of the receiver.
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Measurement of Radar Receiver
8.1 Measurement and Discussion
Using the circuits presented in the previous chapters as building blocks, I
designed an automotive radar receiver including a 77 GHz/79 GHz single-
ended LNA, a 77 GHz/79 GHz down-conversion micromixer, and a 79 GHz to
82 GHz dierential VCO. The block diagram of the receiver is illustrated in
Fig. 3.2 (c) in Chapter 3. The radar receiver chip is implemented in SG25H1
technology, and the chip photo is shown in Fig. 8.1. This receiver chip occupies
1:26mm2 with pads and 0:5mm2 without pads. The system measurement set-
up is depicted in Fig. 8.2.
Each building circuit of the receiver is measured separately. The separate on-
wafer measurement of LNA is shown in Fig. 6.15. In the measurement with
3.5 V supply voltage, the peak gain S21 is 21.7 dB at 79 GHz, the gain is 20 dB
at 77 GHz; the 1 dB gain ripple is between 77 GHz and 81 GHz, and the 3 dB
bandwidth is from 74 GHz to 83 GHz.
The mixer has 13.4 dB and 7 dB gain at 77 GHz and 79 GHz, respectively
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Figure 8.1: Die photo of the 79 GHz automotive radar receiver.
(Fig. 7.17). The input 1 dB compression point of the mixer is -12 dBm. The
VCO frequency is also monitored and the measured oscillation frequency is
between 79 GHz and 82 GHz as shown in Fig. 8.3.
The VCO's oscillation frequency can be shifted lower and trimmed to cover
77 GHz and 79 GHz simultaneously by cutting the lines using FIB technique1.
The oscillation frequency is measured versus control voltage before and after
cutting the lines (Fig. 8.3).
1The VCO block is from work done by Srdjan Glisic at IHP.
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Figure 8.2: Block diagram of receiver measurement set-up for gain and linear-
ity.
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Figure 8.3: On-wafer measured VCO output oscillation frequency versus con-
trol voltage before/after cutting the lines.
The output power of VCO is also measured as shown in Fig. 8.4. The oscillation
frequency versus temperature is observed in temperature range of -25 degree
and 125 degree (Fig. 8.5). Additionally, the phase noise is measured and shown
in Fig. 8.6, phase noise is -90 dBc@1 MHz oset.
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Figure 8.4: Measured and simulated VCO output power as function of oscil-
lation frequency.
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Figure 8.5: VCO oscillation frequency versus temperature.
This is the rst reported single-ended 79 GHz radar receiver in SiGe technol-
ogy in the time of the submission of [7] by the author of this thesis. In the
receiver measurement set-up (Fig. 8.2), an RF signal is provided by E-band
source module; one output port of the dierential IF signal is connected to a
50 Ohm load, and the other output port of the dierential IF signal is fed to
the spectrum analyzer. The receiver is measured at 79 GHz, the output of IF
spectrum is shown in Fig. 8.8. The simulated and measured gain and linearity
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Figure 8.6: Measured VCO phase noise.
of the whole receiver are shown in Fig. 8.7.
The input 1 dB compression point of the whole receiver is about -35 dBm. The
receiver shows 20-26 dB gain in the linear region, this is consistent with the
calculation data from the LNA and mixer. Due to the equipment limitation
in the receiver measurement, the NF was not measured. From the calculation
from the measurement data of LNA and mixer, the NF is about 10.2 dB.
Based on the good agreement of measurement and simulation of LNA and
mixer, we estimate that the receiver's NF is about 10.2 dB which is less than
the requirement [4].
8.2 Summary
The technical data of the receiver components is summarized in Table 8.1.
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Figure 8.7: Simulation and on-wafer measurement results of linearity and gain
of the whole receiver.
Further improvement of the circuit performance can be achieved by the re-
design. The transmission lines of the VCO can be trimmed to cover the
77 GHz and 79 GHz simultaneously. The high speed low power frequency
divider described in section 5.2 can be employed in VCO or PLL in future.
So far I have designed and implemented high-speed integrated circuits for
79 GHz receiver in IHP's SG25H1 technology. This is the so far rst re-
ported single-ended 79 GHz radar receiver [7] in SiGe technology. These re-
sults present the techniques of circuit design, and demonstrate the technology's
good performance: small power consumption, less chip area, thus lower cost.
This work shows that the SiGe technology is really one promising alternative
to the expensive GaAs technology for applications such as automotive radar.
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Vcc(V) I(mA) Power(mW)
LNA 3.5 30 105
Mixer core 5 10 50
Mixer with buer 5 50 250
VCO core 5.5 20 110
VCO with buer 5.5 69 380
Gain_LNA 21.7 dB@79 GHz, 20 dB@77 GHz
Gain_Mixer 7 dB@79 GHz, 13.4 dB@77 GHz
VCO frequency 79.1 GHz s82.4 GHz
Whole receiver gain 20s26 dB
Input P1dB -35 dBm
NFsim 10.2 dB
Table 8.1: Summary of the technical data of the 79 GHz receiver
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Conclusion and Outlook
With the growing demand to low-cost consumer products, the SiGe:C HBT
technology becomes an alternative to the III-V technology due to its excellent
device performance and lower cost. Based on IHP's SGC25C and SG25H1
technology, this thesis presents the work including high-speed frequency di-
viders, low noise ampliers, and down-conversion micromixer for 77/79 GHz
automotive radar receiver system and frequencies beyond.
After the introduction of the passive and active devices of the technology,
I give a further analysis of passive devices, such as microstrip line, metal
line, and coplanar line by simulation and measurement, and prepare for the
circuit design at millimeter wave frequency range. The microstrip line is widely
adopted in millimeter wave circuit design.
Three types of frequency dividers are designed, implemented, and measured
in this work. The rst type is a static frequency divider which employs the
master-slave ip-op. The circuit is biased at the optimal current density to
achieve high speed. The layout is designed to be as compact as possible and
the delay path is made as short as possible. The circuit was successfully mea-
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sured, and the maximum operating frequency is 71.5 GHz at 3.5 V voltage
supply. The whole circuit, including the output buer, consumes 40 mA. The
divider core consumes 12 mA current. Compared with the state-of-the-art,
this divider shows much higher speed-to-power ratio than others in the similar
SiGe technologies. Furthermore, I designed two types of dynamic frequency
dividers - analog type and digital type. The regenerative dynamic frequency
divider as the analog type employs a mixer core with output fed back to the
mixer input to realize a divide-by-2 circuit. It is measured up to 103.16 GHz
at 5.2 V supply voltage with 41 mW for the divider core and 195 mW for the
whole circuit including the buer. Another digital type dynamic frequency
divider removes the latching pairs of the Master latch and Slave latch of the
static frequency divider, therefore the maximum operating speed is improved
and it is measured up to 105.5 GHz. This divider core and and the whole
circuit consume 16.8 mA and 22.36 mA at 5 V supply voltage, respectively.
The measurement of maximum operating frequency beyond 100 GHz is lim-
ited by the output power of measurement equipment. In summary, the static
frequency divider shows wide bandwidth, and the dynamic frequency dividers
are faster with limited bandwidth. For dierent applications, we can choose
dierent types of dividers, and the trade-o in optimization should be taken
into account.
I designed an LNA for the 77/79 GHz radar receiver system. Among the
three often adopted structures: common base, common emitter, and cascode,
the cascode structure has higher gain and isolation between input and output
ports. Since a robust structure is benecial to the millimeter wave frequency
band, an LNA with cascode structure is selected and designed. The single-
ended mode is used to reduce the power consumption and to half the chip
area compared to the dierential mode. The noise and power matching are
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achieved simultaneously at the input port, while the other inter-stage matching
and output matching are designed to obtain the maximum power transfer. The
LNA was measured successfully on wafer in 110 GHz measurement set-up. It
occupies 0:6  0:5mm2 with pads, and 0:42  0:42mm2 without pads. The
measured peak gain S21 is 21.7 dB at 79 GHz, and the gain is 20 dB 77 GHz.
1 dB gain ripple is between 77 GHz and 81 GHz, and 3 dB bandwidth is from
74 GHz to 83 GHz. This LNA covers both 77 GHz and 79 GHz frequency
band of automotive radar system. The linearity of the LNA is also measured
by single-tone set-up. The LNA works linearly with the input power up to
-21 dBm. A comparison to the reported 77 GHz LNAs demonstrates that this
LNA has better FOM than other LNAs in GaAs technology and comparable
FOM with LNAs' in more advanced SiGe technology.
In addition, I designed a tunable LNA covering 1 GHz frequency band. The
LNA was measured on wafer consuming 17.5 mW with 2.5 V DC supply volt-
age. By adjusting the capacitance of the varactor in the resonant load of
matching network, the center frequency can be tuned from 0.7 GHz to 1.4 GHz,
the gain varies from 9 dB to 12 dB which agree with the simulation results.
The measured noise gure is about 4.5 dB which is about 2 dB larger than the
simulated value. 1 dB compression point of the input power is about  12 dBm
at 1.2 GHz. This method can be applied in variable band amplier, in LNA
or mixer for one single frequency band or multiple bands.
A key circuit I designed and measured is a micromixer, which operates at
77 GHz and 79 GHz. I proposed an improved structure, which shows improved
performance from simulation results compared with the existing structures. In
on-wafer measurement, the mixer provides a maximum gain of 13.4 dB at
77 GHz with 2 dBm LO power at 4.5 V with total current consumption of
39 mA, and consumes 176 mW with 49.5 mW for the mixer core. The mixer
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circuit shows a wide dynamic range with input 1 dB compression point of -
12 dBm. With 1 dBm LO power, the measured conversion gains at 77 GHz
and 79 GHz are 13.4 dB and 7 dB, respectively. The noise gure of the mixer
is measured by using the gain method, 18.4 dB and 18.72 dB noise gure are
obtained at 77 GHz and 79 GHz respectively.
Using the above components, I designed a receiver including an LNA, down-
conversion mixer, and a VCO. The whole chip occupies 1:26mm2 including
pads and 0:5mm2 without pads. Without trimming the transmission lines of
the VCO, the VCO oscillates from 79-82 GHz, and the receiver was measured
at 79 GHz with 100 MHz IF output. In future, the VCO can be trimmed to
cover the 77 GHz and 79 GHz simultaneously, this will be the receiver which
can work in both 77 GHz and 79 GHz for automotive radar system. This is
the so far rst reported single-ended 79 GHz radar receiver in SiGe technology.
In summary, this work presents the outstanding performance of building blocks
in millimeter wave range and demonstrates the possibility to realize high-speed
system using this SiGe technology. The low power consumption, small chip
area, and thus lower cost are due to the advanced technology development,
circuit design and optimization. The technology being further developed will
push the frequency limit higher. Further research work include the whole
transceiver and the packaging which very likely will adopt the ip-chip assem-
bly technology.
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Abbreviations
AC alternating current
ACC autonomous cruise control
Al aluminum
B boron
BER bit error rate
BiCMOS bipolar and complementary
metal oxide semiconductor
BW 3-dB bandwidth
Cascode cascaded anodes
C carbon
CB common base
CE common emitter
CIFF clocked-inverter
feed-forward
CMOS complementary metal oxide
semiconductor
CPW coplanar wave guide
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CSL current steering logic
DC direct current
DTI deep trench isolation
DSB double-sideband
DUT device under test
ECL emitter coupled logic
EF emitter follower
EM electromagnetic
ENR excess noise ratio
FER frame error rate
FIB focused ion beam
FF ip-op
FMCW frequency modulated
continuous wave
FOM gure of merit
GaAs gallium arsenide
GSG ground-signal-ground
HBT heterojunction bipolar
transistor
IBES saturation current of the
base-emitter diode
IBCS saturation current of the
base-collector diode
IC integrated circuit
IF intermediate frequency
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IHP Institute of Innovations for
High Performance
Microelectronics
LAN local area network
LNA low noise amplier
LPF low-pass lter
LRR long range radar
MAG maximum available gain
MEMS micro electromechanical
system
MMIC microwave monolithic
integrated circuit
MMW millimeter wave
MPW multi-project wafer
NF noise gure
PFD phase / frequency detector
PLL phase locked loop
RADAR radio detection and ranging
RF radio freuency
Rx receive
SCFL source-coupled eld-eect
transistor logic
SiGe:C silicion germanium carbon
SGP spice gummel-poon
SNR signal to noise ratio
SoC system-on-a-chip
SOLT short-open-load-through
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SRR short range radar
SSB single-sideband
STI shallow trench isolation
TFF Toggle-FF
Tx transmit
TM top metal
VBIC vertical bipolar
inter-company
VCO voltage controlled oscillator
WLAN wireless local area network
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Symbols
 attenuation coecient
 phase coecient for lines; current
gain for transistor current gain
bx extrinsic base
bp parasitic base
bi intrinsic base
ei intrinsic emitter
ci intrinsic collector
cx extrinsic collector
"r;eff eective relative dielectric constant
"0 dielectric constant
(= 8:854  10 12F=m)
" permitivity
 = + j complex propagation coecient
  reection coecient
 ? complex conjugate reection
coecient
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 S reection coecient for input
 S;opt noise optimal source reection
coecient
 electrical resistivity
 electrical conductivity
b stability measure
BVCBO base-collector breakdown voltage
BVCEO base-emitter breakdown voltage
c0 speed of light (= 3  108m=s)
F noise gure
fmax maximum frequency of oscillation
Fmin minimum noise gure
ft transit frequency
G gain
GT transducer power gain
GP power gain
GA available power gain
gm transconductance
IC collector current
 wavelength
A0 loss
C0 capacitance per unit length
R0 resistance per unit length
L0 inductance per unit length
G0 conductance per unit length
Q quality factor
Estore energy stored per cycle
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Ediss energy dissipated per cycle
 skin depth
! angular frequency
 permeability of the material
 conductivity of the material
IIP3 3
rd   order input intercept point
OIP3 3
rd   order output intercept point
IP3,IP5 3
rd,5th-order intercept point
k stability factor
Pdiss dissipated DC power
P1dB 1 dB compression point
S11 input reection coecient
S12 reverse isolation coecient
S21 transmission coecient
S22 output reection coecient
SNR signal to noise ratio
Va Early-voltage
VT thermal voltage
Z0 characteristic impedance
Z complex impedance
Z? complex conjugate impedance
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